Altera's Stratix IV FPGAs Deliver Unprecedented Acceleration for World’s Most Powerful Reconfigurable Supercomputer
High-End FPGAs Double the System Memory and Acceleration While Reducing Power Consumption in CHREC's Novo-G Supercomputer
San Jose, Calif., November 11, 2011—Altera Corporation (NASDAQ: ALTR) today announced that the Center for High-Performance Reconfigurable Computing (CHREC) has selected the company's Stratix® IV FPGAs for its latest update to the Novo-G supercomputer. Altera's Stratix IV devices enabled CHREC to increase the system memory and acceleration of the world's most powerful supercomputer by two times. Additionally, CHREC was able to realize a greater performance-to-cost ratio with modest increases in size, power and cooling—a feat rarely achieved in conventional supercomputer upgrades.
"CHREC chose Altera Stratix IV FPGAs to provide our international team of academic researchers with a faster and more efficient platform for testing applications and tools that showcase the advantages of reconfigurable computing on a large scale," said Dr. Alan George, professor of ECE at the University of Florida and CHREC director. "Altera's devices uniquely provided the performance, scalability, power and cooling advantages we needed, as well as the ability to combine the versatility, flexibility and efficiency of a general-purpose processor."
CHREC is the world's leading research body focused on reconfigurable computing. Comprised of more than 30 organizations including Altera, the body is made up of representatives from the academic, industry and government sectors with a common interest in reconfigurable computing for a broad range of applications. The Novo-G supercomputer typically accelerates new algorithms by 10X or more in bioinformatics, signal and image processing and other applications where large amounts of data need to be managed and analyzed.
Stratix IV FPGAs were deployed on PROCStar-IV boards from GiDEL in the Novo-G to enable a scaling up (increased performance per node) in the supercomputer configuration and to double the overall system memory. This configuration also scales out (to many nodes) for use in large data centers where the inherent advantages of Altera FPGAs like parallelism, pipelining, bit manipulation, data streaming and lower power take place.
"In the information age, the need for algorithm acceleration for processing data is growing exponentially. The Stratix IV FPGAs in CHREC's Novo-G system are allowing academic research teams to double the FPGA logic and attached memory within the same data center space," said David Gamba, director of the computer applications business unit at Altera. "Altera is proud to be sponsoring the innovative research being done by CHREC and the Novo-G members."
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's Stratix IV GX FPGAs Deliver Unprecedented Performance for Sumitomo Electric Industries' LDPC System
- XtremeData Picks Altera's Stratix II FPGAs to Deliver Processor Acceleration for AMD Opteron Processor-Based Systems
- Altera's Stratix IV GT FPGAs Interoperate Directly with 40G QSFP Optical Modules
- Altera's Stratix IV FPGAs Pass Interlaken Interoperability Test
- Altera's Stratix IV FPGAs to Power XDI's dbX Analytics Appliance
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |