Arteris Collaborates on Interposer Test Chip Projects With TSMC
Goal Is More Efficient and Timely Commercialization of Through-Silicon Via (TSV) Technology Using Arteris Network-on-Chip (NoC) Interconnect IP & Tool Products
SUNNYVALE, CA-- December 06, 2011 -- Arteris Inc., the inventor and leading supplier of network-on-chip (NoC) interconnect IP solutions, today announced that it is collaborating with TSMC by incorporating Arteris' FlexNoC Network-on-Chip (NoC) interconnect IP into an SoC die on silicon interposer test chip.
"TSMC chose to work with Arteris on the interposer based test chip program because its interconnect technology is ideally suited to addressing the SoC wire routing congestion and timing closure challenges," said Suk Lee, Director of Design Infrastructure Marketing at TSMC. "TSMC and Arteris are working together to make it easier for our joint customers to adopt these technologies."
In addition to working together on the interposer based test chip program, Arteris is a TSMC Open Innovation Platform Partner and a participant in TSMC's Reference Flows 11.0 and 12.0.
Unlike other interconnect solutions, Arteris's FlexNoC network on chip interconnect IP is physically implemented as a distributed network of small design elements within a SoC floorplan. Furthermore, FlexNoC's flexibility simultaneously addresses bandwidth, latency and quality of service (QoS) requirements introduced with wide data paths.
"TSMC and Arteris are working together to accelerate adoption of interconnect fabric technology by increasing design efficiency and proactively addressing the routing congestion and timing closure issues," said Charlie Janac, Arteris President and CEO.
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.
Founded by networking experts, Arteris operates globally with headquarters in Sunnyvale, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com.
|
ArterisIP Hot IP
Related News
- Synopsys Collaborates with TSMC to Unleash System Innovation with Most Comprehensive Multi-Die Design Solutions for TSMC's Advanced Technologies
- Arteris Collaborates with SiMa.ai to Optimize ML Implementation With Efficient Topology Interconnect IP for the Embedded Edge
- Siemens collaborates with TSMC on design tool certifications for TSMC's advanced technologies and other industry milestones
- Cadence Demonstrates IP Test Silicon for PCI Express 6.0 Specification on TSMC N5 Process
- Cadence Collaborates with TSMC to Accelerate Mobile, AI and Hyperscale Computing Application Development on N3 and N4 Processes
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |