Sibridge Technologies USB 3.0 Verification IP offers predictable success for comprehensive verification
Santa Clara, CA (6th December, 2011): Sibridge Technologies, a leading provider of Design and Verification IPs, with expertise in ASIC/SoC design & verification and Embedded solutions, has announced its highly matured USB 3.0 Verification IP applicable for IP, SoC and System-Level Verification. The USB 3.0 VIP developed in native SystemVerilog, is compatible with OVM/VMM/UVM methodologies. USB 3.0 VIP product provides full support of the USB 3.0 specification with features including: full timing and bus functional modeling of host, device and hub/interconnects across all protocol layers, power management support, backward compatibility to USB 2.0 and complete USB enumeration.
Sibridge Technologies' USB 3.0 VIP is the industry's most comprehensive protocol validation solution for predictable verification of USB based designs. USB 3.0 VIP integrates automatic constrain random stimulus generation, assertion, protocol checking and functional coverage within a single extensible component, that incorporates operation in all three layers viz Protocol, Link and Physical Layer of Open System Interconnect (OSI) which significantly reduces the time and cost of verifying complex USB 3.0 target system designs.
"Sibridge's USB 3.0 VIP allows design and verification engineers to test comprehensive functionality of complex USB 3.0 compliant designs. The Sibridge USB 3.0 VIP is powered with large number of test cases and protocol checkers for extensive compliance and functional testing to successfully achieve higher coverage goals." said Samir Shroff, Vice President Engineering.
Sibridge Verification IP Suite
Sibridge Technologies offers a suite of Verification IP for industry-standard interfaces including PCI Express Gen1/Gen2/Gen3, Ethernet 10M/100M/1G/ 10G/ 40G/ 100G, USB 2.0/USB 3.0, AMBA 2 - AHB/APB, AMBA 3/4 - AXI, SATA I/II, MIPI, I2C, UART, SPI. Access more information about Sibridge's VIPs and request an evaluation at http://sibridgetech.com/ip-evalution.aspx
About Sibridge Technologies
Sibridge Technologies provides innovative value added solutions for design, verification, and embedded systems development to worldwide semiconductors and electronic product companies. The company offers a unique blend of three critical components in the development of SoCs: design and verification IP portfolios; strong chip design, integration, and verification expertise; embedded systems hardware & software design and validation for streaming media, wireless, and networking applications. The company has design centers in Ahmedabad, India and Santa Clara, USA. For more information please contact marcom@sibridgetech.com or visit http://www.sibridgetech.com
|
Search Verification IP
Related News
- Six Early Adopters Select USB 3.0 Verification IP From Denali Software
- PLDA Achieves IP Success with Cadence SuperSpeed USB (USB 3.0) Verification IP
- USB 4.0, USB 3.2, USB 3.1, USB 3.0, USB 2.0, Device, Hub, Host & Dual Mode proven Interface IP Controllers are available immediately to License
- Synopsys Delivers Industry's First Verification IP for USB Power Delivery 3.0
- Silicon Line Announces the World's First 10 Gbps Transceiver for USB 3.0 and USB 3.1 Active Optical Cables
Breaking News
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- MosChip selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
- Rambus and Micron Technology Extend Patent License Agreement
- TSMC November 2024 Revenue Report
- Crypto Quantique upgrades QuarkLink IoT device security platform for post-quantum cryptography (PQC)
Most Popular
- SiFive Empowers AI at Scale with RISC-V Innovation
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Alphawave IP - Announcement regarding leadership transition
- Now Gelsinger is gone, what is Intel's Plan B?
- Sondrel now shipping chips as part of a complete turnkey project
E-mail This Article | Printer-Friendly Page |