TSMC goes it alone with 3-D IC process
Rick Merritt, EETimees
12/13/2011 2:51 PM EST
BURLINGAME, Calif. – TSMC will try to go it alone with an integrated 3-D chip stacking technology as its only offering for future customers. The approach makes commercial sense for TSMC, but some fabless chip designers said it lacks technical merit and limits their options.
3-D chip stacks are seen as a strategic new direction in chip design at a time when progress is becoming more difficult in the traditional scaling of semiconductor process technology. However, foundries, packaging houses and integrated chip makers are still debating how to address the technical challenges making 3-D stacks.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Altera and TSMC Jointly Develop World's First Heterogeneous 3D IC Test Vehicle Using CoWoS Process
- TSMC plans 3-D IC assembly launch early in 2013
- The Importance of 3D IC Ecosystem Collaboration
- Synopsys' IC Compiler II Completes Certification for TSMC's 12-nm Process Technology
- Synopsys' IC Compiler II Certified for TSMC's 12-nm Process Technology
Breaking News
- Worldwide Silicon Wafer Shipments and Revenue Set New Records in 2022, SEMI Reports
- AI-designed Chips Reach Scale with First 100 Commercial Tape-outs Using Synopsys Technology
- Arm Q3 FY22 financial results
- ZeroPoint Technologies raises EUR 3.2 million in seed funding to reduce energy consumption of data centers by more than 25%
- QuickLogic Drives eFPGA Innovation with New Aurora™ Development Tool Suite