Alvand Technologies Analog IP Portfolio Availability in TSMC’s 28nm Process
Santa Clara, California -- January 5, 2012 --Alvand Technologies, Inc. (http://www.alvandtech.com) a leading analog and mixed signal IP provider, today announced that it is offering its ADC, DAC, MIMO and Video AFE Designs in High Performance (HP) and High Performance Mobile (HPM) of Analog IP in TSMC’s 28nm process node. The design kits are available on request for customer integration.
The Alvand analog IP portfolio includes 10, 12 and 14-bit data converters that operate at 250 MSps, 500 MSps and 1GSps. The ADC and DAC designs are optimized for low power and minimal die area.
Alvand's MIMO and VAFE subsystem IPs are now available in TSMC's 28nm processes. The Wireless MIMO AFE IP includes two 12-bit ADC cores, two 12-bit DAC cores, one 10-bit auxiliary ADC, one 10-bit auxiliary DAC and a low-jitter PLL. These IP cores are designed for extreme low-power operation.
These IP’s are the latest addition to the existing portfolio of silicon proven MIMO AFE, Video AFE and high performance data converter IPs across multiple nodes and in mass production.
About Alvand Technologies
Alvand Technologies offers best-in-class (ADC/DAC) and Analog Front End technologies in advanced deep-submicron manufacturing, available in 28nm, 40nm, 65nm, 90nm, 130nm and 180nm process nodes at TSMC, UMC and GLOBALFOUNDRIES. Alvand's wireless MIMO and Video AFE IP cores have been licensed in over 20 products currently in mass production. Alvand Technologies is privately held and is located in Santa Clara, California. For more information visit us at http://www.alvandtech.com
|
Related News
- Synopsys Announces Immediate Availability of Broad Portfolio of IP for TSMC 28HPC Process
- Synopsys Announces Immediate Availability of Broad Portfolio of Interface IP for TSMC's 20SoC Process
- Alvand Technologies Offers Analog Mixed-Signal IP in 28nm Process
- Arasan Announces the Immediate Availability of its 2nd Generation MIPI D-PHY v1.1 IP for TSMC 22nm Process Technology
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
Breaking News
- Attopsemi Released White Paper "I-fuse - Most Reliable and Fully Testable OTP"
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Powerful FPGA Design Creation and Simulation IDE Adds VHDL-2019 Support & OSVVM Enhancements
- Sondrel Selects Synopsys Fusion Design and Verification Platforms to Displace Legacy Design Tools
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
Most Popular
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- Andes Technology and Rafael Microelectronics Announce a Strategic Partnership to Provide High Power Efficiency Wireless IP Solutions for IoT Devices
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |