JEDEC Publishes Breakthrough Standard for Wide I/O Mobile DRAM
ARLINGTON, Va., USA – JANUARY 5, 2012 –JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced the availability of a new standard for Wide I/O mobile DRAM: JESD229 Wide I/O Single Data Rate (SDR). Widely anticipated by the industry, Wide I/O mobile DRAM is a breakthrough technology that will meet industry demands for increased levels of integration as well as improved bandwidth, latency, power, weight and form factor; providing the ultimate in performance, energy efficiency and small size for smartphones, tablets, handheld gaming consoles and other mobile devices. JESD229 may be downloaded free of charge from the JEDEC website at http://www.jedec.org/sites/default/files/docs/JESD229.pdf.
Wide I/O mobile DRAM enables chip-level three dimensional (3D) stacking with Through Silicon Via (TSV) interconnects and memory chips directly stacked upon a System on a Chip (SoC). The standard defines features, functionalities, AC and DC characteristics, and ball/signal assignments. It is particularly well-suited for applications requiring extreme power efficiency and increased memory bandwidth (up to 17GBps). Examples include 3D Gaming, HD Video (1080p H264 video, pico projectors), and running multiple applications simultaneously. Wide I/O offers twice the bandwidth of the previous generation standard, LPDDR2, at the same rate of power consumption.
Sophie Dumas, Chairman of the JC-42.6 Subcommittee for Low Power Memories, said, “High performance mobile devices such as smartphones and tablets require high bandwidth and density, driven by demands for improved performance.” She added, “JEDEC’s JC-42.6 Subcommittee is pleased to provide a solution to this industry need with the publication of JESD229 for Wide I/O mobile DRAM, which will support the high resolution display, high quality graphics and multi-tasking capabilities required by device end users now and in the future.”
About JEDEC
JEDEC is the leading developer of standards for the microelectronics industry. Over 4,000 participants, appointed by nearly 300 companies, work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards that they generate are accepted throughout the world. All JEDEC standards are available online, at no charge. For more information, visit www.jedec.org.
|
Related News
- JEDEC Publishes Wide I/O 2 Mobile DRAM Standard
- TSMC Tapes Out Foundry's First CoWoS Test Vehicle Integrating with JEDEC Wide I/O Mobile DRAM Interface
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- JEDEC Publishes GDDR7 Graphics Memory Standard
- JEDEC Publishes New CAMM2 Memory Module Standard
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |