Three New Devices Extend The Power Efficiency, Package Size, And Performance Of The Popular LatticeECP3 FPGA Family
Low Power, High Speed, and Small Packages for Consumer, Communication, and Video Applications
HILLSBORO, OR – JANUARY 24, 2012 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Low Power, High Speed, and Mini Package additions to the highly successful LatticeECP3™ FPGA family. The new value added devices are ideal for power and space limited applications in professional cameras, surveillance cameras, medical imaging, video communication, and small-form-factor wireline and wireless appliances. The LatticeECP3 Low Power FPGAs consume on the average 30% lower power compared to the standard devices and the High Speed FPGAs run 10% faster. The new family additions also include industry's smallest FPGA with high-speed SERDES and DDR3 memory interface. The Mini FPGA with SERDES is 66% smaller than the standard LatticeECP3 device of the same logic capacity.
"The new low power, high speed, and small form-factor devices expand the range and depth of our popular LatticeECP3 FPGA family for a variety of professional consumer and communication applications", said Shakeel Peera, Director of Silicon/Solutions Marketing at Lattice Semiconductor. "They allow our customers to build emerging class of compact products capable of cost-effectively handling high-speed Video and Internet data."
Low Power Mid-range FPGAs with SERDES and DDR3 InterfaceThe new Low Power devices consume 40% lower static power compared to the standard LatticeECP3 devices. This results in up to 30% lower total power consumption than the competing devices in the mid-range FPGA category. Lattice Semiconductor is offering Low Power versions for each member of the LatticeECP3 family. It includes Low Power versions for each existing speed grade (-6L, -7L, -8L) and for both 'Commercial' and 'Industrial' temperature grades. The LatticeECP3 Low Power devices are the industry's lowest power mid-range FPGAs with high-quality 3.2G SERDES and high-speed DDR3 memory interface. They empower designers to take the flexibility of FPGAs to power-budget limited professional consumer, communication, and video applications.
Industry's Smallest FPGA with SERDES for Compact ProductsLattice Semiconductor is also announcing industry's tiniest FPGA with high-speed 3.2 G SERDES and 800 Mbps DDR3 memory interface. The 10mmx10mm device with 17K LUTs and 116 user input/output is 66% smaller than the current LatticeECP3 FPGA of the same logic density. The Mini FPGA with SERDES is ideal for space-limited applications that need to process high-speed Video and Internet data. The LatticeECP3 Mini FPGAs are available in all three speed grades (-6, -7, -8), two power grades (Standard and Low-Power) and both temperature grades ('Commercial' and 'Industrial'). These "Mini" FPGAs will allow designers across industries to build size, weight, power, and cost (SWaP–C) constrained embedded systems.
High-speed Mid-range FPGAs for Complex Designs
The LatticeECP3 High Speed devices are 10% faster than the current highest speed-grade (-8) LatticeECP3 FPGAs. The High Speed parts (-9) are available for the four members of the LatticeECP3 family (35K, 70K, 95K, and 150K LUT FPGAS) in both the 'Commercial' and 'Industrial' temperature grades. These high-speed devices will enable designers to route complex FPGA designs, where a specific application or critical path has a time dependent requirement that cannot be facilitated by the standard devices.
For more information about the new Low Power, High Speed, and Mini Package members of the LatticeECP3 FPGA family, please visit www.latticesemi.com/ecp3.
AvailabilityAll new members of the LatticeECP3 FPGA family have been fully qualified and released to volume production. Prices for the LatticeECP3-17K Mini Device in 328csBGA package in 500K unit volumes start at $4.95 for delivery in Q4-2013.
About the Lattice ECP3 FPGA FamilyThe LatticeECP3 FPGA family is comprised of the lowest power, SERDES-enabled FPGAs in the market today. The family's five FPGAs offer standards-compliant, multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for RF, baseband and image signal processing. Toggling at 1Gbps, the LatticeECP3 FPGAs also feature fast LVDS I/O as well as embedded memory of up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O. The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost– and power–sensitive video camera and display, wireline and wireless infrastructure applications.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.
|
Related News
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- Lattice FPGAs with High I/O Density Bring Low Power Signal Bridging and Interface Management to Edge Devices
- New LatticeECP4 Family Redefines Low Cost, Low Power FPGAs, Features High Performance Innovations
- Samsung Introduces High Performance, Low Power Dual CORTEX-A9 Application Processor for Mobile Devices
- IQ-Analog announces partnership to provide Faraday Technology size efficient, high performance, and low power analog-to-digital converters
Breaking News
- Comcores Announces Availability of its Ultra-Compact Ethernet TSN End Station Controller IP for Automotive Networks
- Now Gelsinger is gone, what is Intel's Plan B?
- X-FAB Releases Embedded Flash Solution on its 110nm Automotive BCD-on-SOI Technology
- Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
- Alphawave Semi Joins UALink™ Consortium to Accelerate High-Speed AI Connections
Most Popular
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Arteris Deployed by Menta for Edge AI Chiplet Platform
E-mail This Article | Printer-Friendly Page |