Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Evatronix Announces the USB 3.0 Compatible High Speed Hub IP Core with Analog and Digital PHY Options
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
A standalone, USB 3.0-compatible High Speed hub offers two technology-agnostic implementation options and a tape-out ready combo IP with proprietary USB PHY for various technologies.
Bielsko-Biala/Poland, January 30th, 2011 - Evatronix SA, the renowned provider of over 250 licenses for USB IP solutions, have announced a synthesizable USB High Speed Hub that supports High Speed mode requirements of the USB 3.0 Hub specification, and features an aggressive power management function provided by Link Power Management (LPM) mode for all supported speed rates.
The new generation of the USB High Speed Hub offers single or multiple Transaction Translators and a configurable number of downstream ports (up to 15). For further customization of the hub, all its descriptors can be configured to the designer’s liking.
Thanks to its customizable architecture the hub can be provided in three versions: as a bare version with repeater-enhanced UTMI+ outputs, as a digital PHY enabled IP with pre-configured upstream and downstream UTMI PHY digital logic or as a complete, standalone hub targeted for particular technology together with the Evatronix USBHS-PHY.
The Low Power Management (LPM) feature secures the hub's compatibility with the USB 3.0 specification and thus enables designers to include the hub in the USB 3.0 hub IP as a part responsible for High, Full, and Low Speed transfers.
For immediate prototyping, a proprietary board can be delivered with test chip PHYs. With its CPU-less architecture, the design is ready for verification and testing in developer’s environment right out of the box.
“This completely redesigned USB 2.0 Hub combines all the best aspects of USB engineering developed at Evatronix in both digital and analog areas,” said Dariusz Kaczmarczyk, USB Product Line Manager at Evatronix. “Thanks to three available interface configurations, we are able to fit our Hub into any design, letting the customer decide which PHY he will use – ours or his.”
The previous generation USB 2.0 Hub from Evatronix will be available from now on only for embedded applications as the USBHS-HUB-E, and feature some advanced optimization towards such implementations.
ABOUT EVATRONIX USB SOLUTIONS
The Evatronix USB IP product suite consists of many varied, but complementary elements essential for a successful USB design. From USB-IF certified IP cores supporting all available speed rates, through integrated software stacks, to proprietary PHYs, Evatronix provides complete solutions for every USB-enabled SoC.
|
Related News
- Cadence Encounter Digital Implementation System Used by Gennum’s Snowbush IP Group to Speed Delivery of Industry’s First 45nm USB 3.0 PHY IP
- Evatronix Enhances its USB Portfolio with High Speed Inter-Chip (HSIC) Compatible PHY IP
- Faraday Technology and Fresco Logic Partner to Validate SuperSpeed USB PHY (USB 3.0) with SuperSpeed Digital xHCI Host and Device Controller
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |