Mentor Graphics introduced v5.2 of its FPGA Advantage HDL design flow
FPGA Advantage
By David Larner, Embedded Systems
November 1, 2001 (9:00 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011101S0018
Mentor Graphics introduced v5.2 of its FPGA Advantage HDL design flow for creation, management, simulation and synthesis of FPGA designs. The new version has features that improve design creation and design reuse, and synthesis enhancements that generate more accurate timing data. To speed importation of legacy code into a new design, there is a recursive file search feature that can set up and search through a directory of IP. Mentor's TimeCloser synthesis technology has been extended to deal with Altera's Quartus-II design environment. V5.2 is available now. Mentor and Altera have joined each others partnership programmes. Altera became the seventh member of Mentor's Embedded Technology Adoption Program (ETAP). Altera will now give its embedded design customers access to an enhanced version of the Mentor's XRAY Debugger. Mentor's Embedded Software Division is also a founding member of Altera's newly created Excalibur Partner Program.
Related News
- Mentor Graphics, GateRocket Collaborate on Integrated Solution to Streamline FPGA Verification-Through-Synthesis Flow
- EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow
- Achronix and Mentor Partner to Provide Link Between High-Level Synthesis and FPGA Technology
- Mentor Graphics Expands Embedded Software Development Capabilities for Secure Industrial Applications
- Mentor Graphics Veloce Power Application Redefines Power Analysis Flow
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |