Lattice Announces Support For Recently Released MIPI BIF Standard
Programmable Devices Allow Rapid Adoption Of The MIPI BIF Standard Using Existing Application Processors And Chipsets
HILLSBORO, OR – FEBRUARY 27, 2011 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced at the Mobile World Congress in Barcelona, Spain the adoption of the MIPI Battery Interface (BIF) standard within the iCE40™ mobileFPGA™ family of products. As an industry-created and adopted standard, the MIPI BIF single-wire specification accelerates the design and use of smart batteries in mobile devices.
Optimized for the iCE40 devices, Lattice's MIPI BIF Master solution allows rapid support of this standard by existing mobile product chipsets and application processors. The Lattice solution supports multiple classes of batteries and different topologies. Additionally the Lattice reconfigurable iCE40 device provides customers with a path to innovation, enabling the inclusion of customized features on demand. The MIPI BIF interface is offered as an IP core within the Lattice iCEcube2™ software, providing designers with access to critical functions for their applications.
"As a participating member of the MIPI BIF committee, we are excited to bring our BIF Master solution to market," said Kapil Shankar, Corporate Vice President and General Manager, Mobility Business Unit at Lattice Semiconductor. "This is another example of Lattice's commitment to providing cost competitive solutions early in the adoption cycle of new standards, giving our customers a competitive edge."
Pricing and Availability
Lattice is currently engaged with key customers on the MIPI BIF standard and plans to make support broadly available through its IP suite during the first half of 2012. Lattice will offer the MIPI BIF solutions free of charge to customers with high-volume mobile applications.
About the Lattice iCE40 FPGA Family
Lattice's iCE40 Los Angeles mobileFPGA family is designed for connectivity, video and imaging, sensor management, and memory/storage expansion for Custom Mobile Device™ solutions. Fabricated on a 40-nm low power, standard CMOS process, the Los Angeles family has been optimized for mobile consumer applications such as smartphones, tablets, digital still camera, e-book readers, and portable navigation devices. The Los Angeles family comes in two power/performance variants. For more details please visit our web site.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.
|
Imagination Technologies Group plc Hot IP
Related News
- WiSpry Announces Support for MIPI Alliance Newly Released RFFE 1.0 Standard for Front-End Control
- Infineon's New ORIGA 2 Authentication Chip with MIPI BIF Standard Interface Protects Mobile Device Users Better Against Counterfeit Components
- MIPS Technologies Joins the MIPI Alliance to Support Standard Interfaces for Mobile Handsets
- Lattice Joins ASI SIG, Will Support Advanced Switching Interconnect Standard
- Comcores JESD204D IP core conforming to the Revision D of the JESD204 standard released in Dec'2023 now available
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |