Fujitsu Laboratories of America Adopts Berkeley Design Automation Analog FastSPICE Platform for High-Speed CMOS Transceivers
Platform Delivers Nanometer SPICE Accuracy 10x Faster for PLL Characterization
SANTA CLARA, — March 6, 2012— Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced that Fujitsu Laboratories of America, Inc., a wholly owned subsidiary of Fujitsu Laboratories Ltd., has selected the company’s Analog FastSPICE™ (AFS) Platform for full-circuit post-layout verification, block-level characterization, and device noise analysis of their high-speed CMOS transceiver designs.
“At Fujitsu Laboratories of America we do research for designing high-speed CMOS transceivers. Circuit simulation is the most time-consuming task in our design cycle,” said William Walker, Senior Research Fellow, Platform Technology Innovation Group, Fujitsu Laboratories of America. “The AFS Platform is a very good fit in our lab as it is the only SPICE-accurate simulator capable of verifying lock and performance on a post-layout PLL. With AFS we can run PLL characterization overnight with better accuracy than a traditional SPICE simulator running for over a week – a huge productivity improvement. A recent 10GHz 4-phase PLL designed for a test chip in 65nm CMOS and verified with AFS operated entirely within spec.”
The Analog FastSPICE Platform is the world’s fastest nanometer circuit verification platform for analog, RF, mixed-signal, and custom digital circuits. The AFS Platform delivers foundry-certified nanometer SPICE accuracy 5x-10x faster than any other simulator on a single core and an additional 2x-4x performance with multithreading. For circuit characterization, the AFS Platform includes the industry’s only comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits, it delivers >10M-element capacity, the industry’s fastest near-SPICE-accurate simulation, and mixed- analog-digital co-simulation with leading Verilog® simulators. Available licenses include AFS circuit simulation, AFS Transient Noise Analysis, AFS RF Analysis, AFS Co-Simulation, and AFS Nano SPICE.
“We are delighted that the AFS Platform is delivering tremendous value to Fujitsu Laboratories of America,” said Ravi Subramanian, president and CEO of Berkeley Design Automation. “The AFS Platform is the verification platform of choice that delivers the accuracy, performance, and capacity for today's demanding nanometer high-speed CMOS transceiver design teams.”
About Berkeley Design Automation
Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation has received numerous industry awards and is widely recognized for its technology leadership and contributions to the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.
About Fujitsu Laboratories of America
Fujitsu Laboratories of America, Inc. is a wholly owned subsidiary of Fujitsu Laboratories Ltd. (Japan), focusing on research on advanced Information and Communications Technology. Conducting research in an open environment, it contributes to the global research community and the working IT industry. It is headquartered in Sunnyvale, CA. For more information, please see: http://www.fla.fujitsu.com.
|
Related News
- ARM High-Speed PHY and High-Performance Standard Cells For 65-Nanometer Platform Adopted By Fujitsu
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- Xpeedic Launches High-Speed Digital Signal Integrity, Power Integrity Suite at Design Automation Conference
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
- Analog Circuit Works Adopts Diakopto's ParagonX Platform for High-Performance Analog Circuit IP
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |