Matsushita licenses MoSys one-transistor SRAM for communications ICs
Matsushita licenses MoSys one-transistor SRAM for communications ICs
By Semiconductor Business News
April 12, 2002 (4:17 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020412S0060
SUNNYVALE, Calif.--MoSys Inc. today announced it has licensed its one-transistor SRAM sell technology to Matsushita Communication Industrial Co. Ltd. in Japan for embedded design use in ICs for communications applications. Terms of the licensing agreement were not released. "As the industry continues to embed larger and larger quantities of high-performance memory on SoC [system-on-chip] designs, 1T-SRAM enables customers to reach new levels of performance, quality and cost that cannot be achieved with other embedded memory technologies," stated Mark-Eric Jones, vice president and general manager of intellectual property at MoSys in Sunnyvale. MoSys' 1T-SRAM technology has been licensed to a number of consumer and communications chip makers and foundries. It replaces conventional six-transistor SRAM cells that are often used in logic-based processes for SoC designs. MoSys said its licensees have already shipped more than 20 million ICs incorpora ting a total of over 1 billion megabits of 1T-SRAM embedded memory. In January, MoSys announced a new 0.13-micron 1T-SRAM-R memory macro, which adds what the company calls "Transparent Error Correction" to a new cell layout and eliminates 20% die-area penalty typically associated with error checking and correction (ECC) functions in traditional six-transistor SRAMs (see Jan. 28 story).
Related News
- UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
- MoSys Announces Breakthrough Bandwidth Engine ICs and Serial Chip-to-Chip Communications Interface for Next Generation Networking Applications
- MoSys Licenses 1T-SRAM for Advanced 55NM Process Technology to NEC Electronics
- Fujitsu Licenses MoSys 1T-SRAM(R) Technology for Its Leading-Edge 65nm Semiconductor Manufacturing Process
- Teknovus Licenses MoSys 1T-SRAM(R) for Their Gigabit Ethernet Passive Optical Network (GEPON) Chip Sets
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |