Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Tensilica Promotes Hiroyuki Uchimura to Managing Director of Japan Office
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Yokahama, JAPAN - April 18, 2012 - Tensilica, Inc. today announced that Hiroyuki Uchimura has been promoted to managing director of its Japan office, Tensilica K.K. Mr. Uchimura replaces Masumi Takahashi, who is retiring but staying with Tensilica on a consulting basis.
"I have worked with Uchimura-san for many years and am pleased with the strong contributions he has already made at Tensilica," stated Jerry Ardizzone, Tensilica's vice president of worldwide sales. "Uchimura-san knows our customers well and has extensive experience in both the semiconductor and semiconductor IP licensing markets. He will help continue to grow our business in Japan."
"I look forward to the opportunities to grow Tensilica's business as more companies use programmable IP cores throughout their chip designs to do the complex signal processing tasks," stated Uchimura. "Takahashi-san has done an excellent job of expanding the business the last 13 years and I am fortunate to follow with a top-tier staff and excellent technology."
Mr. Uchimura joined Tensilica in early 2010 after working at ARM, K. K. for approximately 12 years, rising from field application engineer to become the managing director and board member. Prior to that, he was the leader of the consumer application engineering group for LSI and worked as an application engineer for Hitachi ULSI Systems. He is a graduate of Miyakonojyo Technical Institute with a major in mechanical engineering.
"I want to thank Takahashi-san for the excellent work he has done in starting and growing the Tensilica office," added Ardizzone. "We are very happy he has agreed to continue working with us to help the business expand even more."
About Tensilica
Tensilica, Inc. is the leader in dataplane processor IP cores. Dataplane processors (DPUs) combine the best capabilities of DSPs and CPUs while delivering 10 to 100x the performance because they can be optimized using Tensilica's automated design tools to meet specific and demanding signal processing performance targets. Tensilica's DPUs power SOC designs at system OEMs and seven out of the top 10 semiconductor companies for designs in mobile wireless, telecom and network infrastructure, computing and storage, and home and auto entertainment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
|
Related News
- Tensilica Hires Myeong-heum Yeon as Managing Director, Korea Office
- Rambus Names Eric Ries Vice President and Managing Director of Japan Office
- MosChip Technologies announces its new Managing Director & CEO
- Siemens Digital Industries Software appoints new Senior Vice President and Managing Director for Asia Pacific region
- The Automotive Infotainment segment is mirroring the smartphone ecosystem: Guru Ganesan, Managing Director, ARM India
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |