English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
China mulls national CPU architecture spec
Rick Merritt, EETimes
4/23/2012 2:29 PM EDT
SAN JOSE, Calif. – China government officials kicked off a program last month that aims to define a national processor architecture. If the initiative is successful, the processor could become a requirement for use in any projects seeking government funding such as purchases of computers or smartphones.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Flow Computing Emerges from Stealth with Licensable, On-Die Parallel Processing Enabling 100X Improved Performance For Any CPU Architecture
- SmartDV and NSITEXE Sign Agreement to Deploy NSITEXE's RISC-V 32bit CPU Core throughout North America, China, India, Taiwan
- Imagination announces MIPSfpga 2.0: a comprehensive set of materials for teaching CPU architecture
- Much Ado About China's Big IC Surge
- Alibaba Fuels China's CPU Gambit
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation