USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface
3-D FPGAs enable silicon convergence
R. Colin Johnson, EETimes
4/24/2012 2:45 PM EDT
PORTLAND, Ore.—The three-dimensional (3-D) field-programmable gate array (FPGA) is enabling the era of silicon convergence, according to Altera Corp. (San Jose, Calif.), which is incorporating application specific integrated circuits (ASICs), application-specific standard products (ASSPs), digital signal processors (DSPs) and micro-processor units (MPUs).
"3-D affords the capability of integrating FPGAs with ASICs, with memory with ASSPs, DSPs, MPUs or even with FPGAs from other vendors, thereby boosting system performance by minimizing power, downsizing form factor and lowering BoM [bill of materials]," said Jeff Waters, senior vice president and general manager of military, industrial and computing division at Altera. "The promise of 3-D packaging is so great that Altera is dedicated to surmounting the engineering challenges of silicon interposer fabrication, optimizing resulting signal integrity, solving system integration issues, and managing yield and cost."
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Microsemi Collaborates with Silicon Creations to Enable Industry's Lowest Power FPGA 12.7G Transceivers With PHYs for Microsemi's PolarFire FPGAs
- ASIC pioneer reinvents 3-D FPGAs
- Xilinx Virtex-II Pro FPGAs Enable Pandora's Newest 3-D Colour Cube
- Omnitek Releases Highly Optimised 3D LUT IP for FPGAs
- Microsemi PolarFire FPGAs Enable Smallest, Lowest Power DisplayPort Implementations with New IP from Bitec
Breaking News
- Chiplet Pioneer Eliyan Joins UCIe and JEDEC Industry Standardization Organizations, Expands Veteran Leadership Team to Accelerate Adoption of Breakthrough Die-to-Die Interconnect Solution
- EU Parliament Adopts Position on Chips Act
- Linaro to Acquire Arm Forge Software Tools Business
- Intel kills its RISC-V Pathfinder development kit programme
- BrainChip Tapes Out AKD1500 Chip in GlobalFoundries 22nm FD SOI Process