PLDA Introduces QuickTCP - Full Hardware 10G TCP/IP Stack IP core for FPGA
The PLDA QuickTCP IP delivers extremely low latency and unprecedented ease of use, ideal for high performance network based applications
SAN JOSE, Calif.-- May 03, 2012 -- PLDA, the industry leader in interconnect IP, today unveiled its 10Gb TCP/IP Hardware stack IP core. PLDA’s QuickTCP IP solution is a 100% RTL designed IP, compliant with the IEEE802.3 specification and supporting the ARP, IPv4, ICMP, and TCP protocols. QuickTCP features an industry-standard AMBA AXI4 user interface that enables instant integration into either Altera-based or Xilinx-based FPGA designs. Designed with utmost performance in mind, PLDA’s QuickTCP IP provides extremely low latency of less than 150ns to the FPGA fabric, and its highly scalable architecture provides a seamless migration path to 40G and beyond.
Additionally, when combined with the PLDA QuickPCIe advanced AXI4 based PCI Express Gen3 with DMA IP core and its latency-optimized Linux device driver, the resulting solution offers unprecedented value for customers in the data-intensive financial and networking spaces, with demonstrated 10G wire to user space latency under 1.5μs.
PLDA QuickTCP Key Features at a glance:
- Full RTL layers 2, 3, 4 implementation
- Integrated layer 1 PHY interface for Altera Stratix IV, Stratix V and Xilinx Virtex-7, Kintex-7
- Supports Client and Server mode
- Supports up to 16 TCP sessions, easily scalable to 64 sessions or more
- Easy to use standard-based user interface (AXI Streaming / AXI Lite)
- Integrated TCP Options Management (MSS, Window Scaling, Timestamps) and flexible management interface
- Hardened ICMP and ARP
- Standard MTU (1500 & 9000)
- VLAN configurable at runtime
- Fully configurable Retry memory (internal or external DDR/QDR/RLDRAM)
According to Stephane Hauradou, PLDA’s CTO, “Our QuickTCP IP solution is designed to deliver feature-rich support to the demanding networking and financial services industries. By implementing our features natively within the IP instead of requiring additional customization expenses, the QuickTCP solution from PLDA provides the industry’s most cost-effective ways to implement full hardware TCP/IP offload.” Hauradou added “With our QuickTCP IP, we leverage PLDA’s 16 years of know-how in design, packaging, delivery, and support of high-quality FPGA IP to 2,000+ customers. This is truly the first complete, retail 10G TCP/IP hardware stack IP core available on the market.”
Availability and evaluation:
The PLDA QuickTCP IP is available now from PLDA. For a risk-free, free of charge evaluation, visit www.plda.com.
More info on PLDA QuickTCP:
PLDA will be exhibiting at DAC from June 3 – June 7, 2012 in San Francisco, CA. More information is available online at www.plda.com.
About PLDA
PLDA is a leading provider of semiconductor intellectual property (IP) specializing in high-speed interconnect protocols and technologies. PLDA is headquartered in Aix-en-Provence, France, and has a strong worldwide presence with a North American sales and technical support office in San Jose, California and a worldwide distribution network. For more information visit www.plda.com.
|
Related News
- PLDA Introduces QuickUDP - 10G UDP Hardware Stack IP for FPGA
- Intilop delivers on Altera FPGAs, their 7th Gen. industry first, Full TCP, UDP & IGMP Hardware Accelerator System with Dual 10G ports for all Hyper Performance Networking Systems
- Intilop's 10G Full TCP Accelerators with Network Security Features IP Core for Altera/Intel FPGAs qualified by major University and Government clients
- BittWare and PLDA Partner to Deliver 10G Low Latency TCP Offload, UDP and PCIe IP Cores on Altera Stratix-based Hardware
- Intilop TCP Offload Engine Delivers Full TCP Offload in Less than 100 nanoseconds Using Altera's Stratix IV FPGA
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |