EVE's ZEMI-3 Methodology Used by Fujitsu Microelectronics Solutions to Implement Integrated Algorithm-to-Emulation Flow
Reports 1,300X Acceleration on Wireless Application Design Using High-Level Synthesis
SAN JOSE, CALIF. –– May 15, 2012 –– EVE, the leader in hardware/software co-verification, today announced that its ZeBu hardware-assisted verification platform and ZEMI-3 transaction-level modeling methodology have been adopted by Fujitsu Microelectronics Solutions Limited of Kanagawa, Japan.
Fujitsu Microelectronics Solutions implemented an integrated algorithmic C verification to register transfer level (RTL) emulation flow for its high-level synthesis (HLS) design methodology.
“An HLS design methodology accelerates functional verification by raising the abstraction level, decreasing the time and cost of RTL design,” remarks Takashi Nishikawa, of the Design Technology Department, Technology Development Division at Fujitsu Microelectronics Solutions Limited. “Accordingly, we are continually improving our HLS design methodology with great success. We built an RTL verification environment using the SystemVerilog DPI-C (Direct Programming Interface-C), and implemented the integrated flow from algorithmic C verification to RTL emulation with ZEMI-3 and ZeBu, deployed since 2006. When we deployed the flow with ZEMI-3 and ZeBu in designing a wireless application, it provided 1,300X acceleration against simulation.”
“We are delighted to see a successful deployment of ZEMI-3 and ZeBu in a real design environment,” says Luc Burgun, EVE’s chief executive officer and president. “The results reported by Fujitsu Microelectronics Solutions are proof of the value of our emulation platform in developing modern designs.”
More details will be available during an educational seminar hosted by EVE Friday, June 15, in Yokohama, Japan.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at five of the top six semiconductor companies. EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs, and can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators. EVE is a member of OCP-IP and ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs. Its United States headquarters is located in San Jose, Calif. Corporate headquarters is in Wissous, France. Other offices are located in India, Japan, Korea, Taiwan and Tunisia. Visit EVE online at: www.eve-team.com.
|
Related News
- Konica Minolta Accelerates Hardware Debugging with EVE's ZEMI-3 Transaction-Level Modeling Methodology
- EVE's ZeBu SystemVerilog Approach Used by Fujitsu Kyusyu Network Technologies to Implement UVM Co-Emulation
- Fujitsu Microelectronics Solutions Adopts EVE's ZeBu Emulation Platform to Develop Embedded Software Before Tapeout
- EVE's ZeBu Hardware-Assisted Verification Platform Used by Konica Minolta to Implement SystemVerilog Assertions
- Forte Design Systems' SystemC High-Level Synthesis Selected for Fujitsu Semiconductor's ASIC Reference Flow
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |