OCP-IP Releases OCP 3.1 Specification into Member Review
BEAVERTON, Ore.--May 23, 2012--Open Core Protocol International Partnership (OCP-IP) has released the OCP 3.1 specification into member review. OCP 3.1 adds several important capabilities, including: Flexible memory barriers, transaction counting parameters, transitions from proprietary OCP RTL.Conf files to the Accellera IP-XACT metadata format, and new cache coherence compliance material. These new features allow engineers to leverage OCP to ensure IP reuse on the world’s most advanced leading-edge designs regardless of on chip architecture or which processor cores are featured.
In high performance systems featuring multiple processors, deep pipelining of memory transactions is needed to cover the high latency of external DRAM that exposes the system to complex ordering challenges where one core may see memory as inconsistent with respect to the operations of another core. By introducing memory barriers, OCP interfaces take advantage of performance-enhancing features such as write posting while using barrier commands to enforce system ordering so that other cores will see the effects of critical memory updates in the expected order.
OCP supports deep transaction pipelining across several request and response phases. As such it is valuable to understand the number of outstanding transactions that each side of the interface can manage. The new transaction counting parameter extension in OCP 3.1 facilitates automated transaction buffer sizing, protocol checking and formal verification of OCP interfaces based on the maximum transaction count supported for each OCP tag, thread and interface.
The latest version of the specification now utilizes the industry-standard IP-XACT format as the preferred metadata format, based on a set of approved extensions proposed by the OCP-IP Metadata Working Group and deprecates the original OCP-proprietary formats. This enables ready integration of OCP-based cores into IP-XACT compliant design environments.
Lastly, for convenience, OCP 3.1 has been re-structured separating the base Specification from the new Compliance chapters. Additionally, the OCP-IP Functional Verification Working Group provided protocol compliance, configuration compliance and functional coverage point details for the cache coherence extensions that were originally introduced in OCP 3.0. This substantial addition greatly streamlines the process of verifying cache-coherent systems, which is one of the most challenging areas of functional verification.
For all the latest information on OCP-IP, please see our latest newsletter at: http://www.ocpip.org/newsletters.php.
About OCP-IP
Formed in 2001, OCP-IP is a non-profit corporation promoting, supporting and delivering the only openly licensed, core-centric protocol comprehensively fulfilling integration requirements of heterogeneous multicore systems. The Open Core Protocol (OCP) facilitates IP core reusability and reduces design time, risk, and manufacturing costs for all SoC and electronic designs by providing a comprehensive supporting infrastructure. For additional background and membership information, visit www.OCPIP.org.
|
Related News
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |