Philips licenses MoSys 1T-SRAM with error correction for 0.13-micron designs
Philips licenses MoSys 1T-SRAM with error correction for 0.13-micron designs
By Semiconductor Business News
April 18, 2002 (2:29 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020418S0021
SUNNYVALE, Calif.-- MoSys Inc. today announced it has licensed its one-transistor SRAM cell technology, called T1-SRAM, to Philips Semiconductors, which plans to use the embedded memory in cellular infrastructure ASICs and system-on-chip (SoC) designs. The license agreement will initially be used for products fabricated with 0.13-micron process technology. The semiconductor division of Royal Philips Electronics N.V. in the Netherlands plans to use MoSys' recently announced 1T-SRAM-R technology, which incorporates error correction to eliminate the need for the laser repair in manufacturing while providing improved soft error rate, yield, and reliability (see Jan. 28 story). Terms of the licensing agreement were not released. "The 1T-SRAM embedded memory was evaluated according to our cellular infrastructure customer requirements, and we selected MoSys technology for it s unique performance, density and power capabilities not available from other standard [six-transistor cell] SRAM technologies," said Malcolm Spencer, general manager Cellular Infrastructure business line at Philips Semiconductors.
Related News
- MoSys' 1T-SRAM(R) CLASSIC Running in Volume Production on Chartered's 0.13-micron Process
- MoSys' 1T-SRAM Memory Silicon-Verified on DongbuAnam's 0.18-Micron Standard Logic Process; 0.13-Micron Verifications Initiated
- MoSys 1T-SRAM Macros Now Proven in Multiple Versions of TSMC'S Standard and Triple-Oxide 0.13-Micron Logic Processes
- TSMC implements MoSys' new low-power 1T-SRAM for 0.13-micron process
- MoSys Delivers 0.13 Micron 1T-SRAM Memory Compiler
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |