Tiempo, Working with STMicroelectronics, Unveils First 32nm Clockless Test Chip
Asynchronous Circuit Demonstrates Unprecedented Robustness to Process Variation on 32nm Technology, Paving the Way for First-Time-Right Silicon for Advanced Process Nodes
Related |
C166S Processor |
GRENOBLE, France-- June 01, 2012 --Tiempo, a leading provider of innovative clockless technology for the design of advanced integrated circuits, working closely with STMicroelectronics, a global semiconductor leader serving customers across the spectrum of electronic applications and a world leader in advanced processes, today announced the first fully clockless circuit in 32nm. The chip was fabricated as firsttime- right silicon, with all chip samples 100% functional.
Designed as a collaboration between the two companies, the test chip demonstrates the unmatched benefits of clockless circuits for advanced process nodes. Using Tiempo’s delay-insensitive approach, the test chip, including Tiempo’s 16-bit microcontroller (TAM16), was functional through an extended voltage range in all the corners of the process, independent of the wafer position and observed process variability.
The chip was designed using the proven ST 32nm Design Platform, which now includes an asynchronous standard cell library jointly developed with CEA-Leti and Tiempo. “The extreme simplicity of integrating the TAM16 microcontroller on an advanced CMOS process using industry standard EDA tools has proven the robustness of Tiempo’s design approach,” said Robin Wilson, Technology R&D Design Department Manager at ST, “Furthermore TAM16 operates across a very wide voltage range, without any additional design effort.” The test chip was modeled in SystemVerilog and synthesized with Tiempo ACC (Asynchronous Circuit Compiler), then placed-and-routed using standard back-end tools.
As advanced processes are being developed, compensating for process variability is becoming very critical. Designers of traditional clocked circuits have to allow for significant margins to ensure the chip will be functional. “Our clockless approach solves these issues as every chip operates at its optimal speed depending on silicon and manufacturing characteristics,” said Serge Maginot, CEO of Tiempo. “We plan to expand to even more advanced nodes and to promote a clockless approach to provide key feedback for technology performance characterization and EDA-vs-silicon correlation.”
“ST’s collaboration with Tiempo is now yielding valuable 32nm silicon feedback; the results validate our assumptions concerning the application of asynchronous design techniques to enable accurate silicon characterization of advanced CMOS processes,” said Philippe Magarshack, Corporate VP, Design Enablement and Services, STMicroelectronics.
Tiempo will be demonstrating its asynchronous technology and design flow at the Design Automation Conference, San Francisco, June 4-6th, 2012, booth #1001.
About Tiempo
Tiempo offers unique chip solutions and EDA tools for advanced ICs. Tiempo solution relies on an innovative and patented clockless design technology using standard hardware description languages and ACC, its unique automated synthesis tool for clockless and delay-insensitive designs. Tiempo is headquartered near Grenoble, France, with US offices in California. More information can be found at www.tiempo-ic.com.
|
Related News
- Tiempo Unveils First Timing-Driven Design Flow for its Innovative Clockless Chip Design Technology
- Breker Verification Systems Unveils System Coherency Synthesis TrekApp Building on Its Successful Cache Coherency Test Solution
- Allegro DVT Unveils the Industry's First VVC Compliance Test Bitstreams
- Synopsys Unveils TestMAX Family of Products to Address Critical and Evolving Test Challenges
- Allegro DVT Unveils Industry's First ATSC3.0 System Compliance Test Suite at IBC 2016
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |