GloFo, TSMC report process tech progress
Rick Merritt, EETimes
6/5/2012 1:01 AM EDT
SAN FRANCISCO – Globalfoundries reported progress ramping four flavors of its 28nm process and early work qualifying its 20 nm process and developing 3-D IC technology at the Design Automation Conference here. Its larger competitor TSMC also announced progress in the same three areas working in collaboration with Cadence Design Systems.
“We just passed shipment of 400,000 32/28 nm high-k metal gate wafers and we’re ramping rapidly,” said Mojy Curtis Chian, senior vice president of design enablement at Gobalfoundries in an interview with EE Times at DAC. “We have proved gate first works, is high yielding and economical,” he said.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- High-Performance 16-Bit ADC and DAC IP Cores Ready to licence
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
Most Popular
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology