Synopsys exec sees whole new ball game at 20 nm
Synopsys exec sees whole new ball game at 20 nm
Dylan McGrath, EETimes
6/4/2012 4:01 PM EDT
SAN FRANCISCO—The requirement for lithography double patterning on many layers makes moving to the 20-nm node a major undertaking that will require customers to invest in new design tool sets, according to Saleem Haider, senior director of marketing for physical design and DFM at Synopsys Inc.
In an interview at the Design Automation Conference (DAC) Monday (June 4), Haider said that in his 15 years at Synopsys the company has always taken the position that migration to a new node was an incremental, rather than revolutionary, change. Competitors, meanwhile, eager to gain market share in physical design implementation, have tried to convince customers that each node migration ushered in a brand new world, Haider said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Broadcom sees rising 20 nm costs amid handset push
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- Intel Foundry Services Head Sees Advanced Packaging as "On Ramp" to Growth
- Interview: Arm's SystemReady 2.0 to Secure IoT Devices
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation