SMIC and Synopsys Extend 40nm Low Power Capabilities with Reference Flow 5.0
MOUNTAIN VIEW, Calif. and SHANGHAI, June 26, 2012 -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, and Semiconductor Manufacturing International Corporation ("SMIC"; NYSE: SMI; SEHK: 981), one of the leading semiconductor foundries in the world, today announced availability of version 5.0 of their 40-nanometer (nm) RTL-to-GDSII reference design flow. This production-proven flow incorporates a broad range of automated low power and high-performance capabilities through Synopsys' entire tool suite, giving SMIC customers the differentiated performance and power results needed in today's chip designs.
The reference flow is the result of collaboration between SMIC and Synopsys Professional Services, leveraging Synopsys' experience and expertise in advanced chip design methodologies. The reference flow features new high-performance design techniques, including automated clock mesh synthesis, to increase performance and responsiveness of a system on chip (SoC), plus a gate array engineering change order (ECO) flow that allows a designer to quickly achieve design closure without having to start from scratch with a redesign. The reference flow also includes support for low power techniques such as power-aware clock tree synthesis, power gating and physical optimization, driven by the IEEE 1801 low power design intent standard.
"Designers require a reference flow that addresses both high-performance and low power requirements," said Tianshen Tang, SMIC's vice president of design service. "With the release of SMIC-Synopsys Reference Flow 5.0, we are enabling IC designers to accelerate their designs into manufacturing through the combination of SMIC's 40nm process technology and Synopsys' technology-leading design solutions."
"Customers are looking for tools and methodologies that allow them to deliver designs that meet their unique performance goals and requirements," said Rich Goldman, vice president of corporate marketing and strategic alliances at Synopsys. "Through our collaboration with SMIC, we are able to provide our mutual customers a proven reference flow and immediate access to both high-performance and low power design solutions tailored for SMIC's 40-nanometer low power process."
Availability
The SMIC-Synopsys Reference Flow 5.0 is available now. For more information, please visit http://www.smics.com/eng/design/reference_flows.php, or contact your SMIC account manager for details.
About SMIC
Semiconductor Manufacturing International Corporation ("SMIC"; NYSE: SMI; SEHK: 981) is one of the leading semiconductor foundries in the world and the largest and most advanced foundry in Mainland China, providing integrated circuit (IC) foundry and technology services at 0.35-micron to 40-nanometer. Headquartered in Shanghai, China, SMIC has a 300mm wafer fabrication facility (fab) and three 200mm wafer fabs in its Shanghai mega-fab, two 300mm wafer fabs in its Beijing mega-fab, a 200mm wafer fab in Tianjin, and a 200mm fab under construction in Shenzhen. SMIC also has customer service and marketing offices in the U.S., Europe, Japan, and Taiwan, and a representative office in Hong Kong. In addition, SMIC manages and operates a 300mm wafer fab in Wuhan owned by Wuhan Xinxin Semiconductor Manufacturing Corporation.
For more information, please visit www.smics.com.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
SMIC Hot IP
Related News
- SMIC and Cadence Announce the Availability of 65-Nanometer Low power Reference Flow 4.0
- Synopsys Delivers 45-Nanometer Low Power Reference Flow for Common Platform Technology Validated with ARM Physical IP
- Synopsys and UMC Partner on Low Power 90-nm Reference Design Flow to Deliver Faster Time to SoC Success
- Synopsys VC LP for Low Power Signoff Verification Delivers Up to 5X Runtime Gain at Samsung
- VeriSilicon Announces Ultra Low Power BLE 5.0 RF IP Based on GLOBALFOUNDRIES 22FDX FD-SOI Process for IoT Applications
Breaking News
- Silicon industry veteran Oreste Donzella joins Sondrel board as Non-Executive Director
- Powering the NVM and Embedded Chip Security Technologies
- BOS and Tenstorrent Unveil Eagle-N, Industry's First Automotive AI Accelerator Chiplet SoC
- BBright Expands Ultra HD Capabilities with intoPIX JPEG XS Technology in its V2.2 Decoder Platform
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
Most Popular
- MosChip selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- Quobly announces key milestone for fault-tolerant quantum computing
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Alphawave IP - Announcement regarding leadership transition
E-mail This Article | Printer-Friendly Page |