Integre Technologies Announces HyperLink DSP Interface FPGA Core
Integretek core leverages proven Texas Instruments' HyperLink technology connecting FPGA designs to TI’s TMS320C66x multicore processors
Rochester, NY -- June 27, 2012-- Integre Technologies, a leading provider of FPGA engineering services and products, today announced the release of the IP-HyperLink high speed digital signal processor (DSP) interface core for both Altera and Xilinx device families.
The Integretek IP-HyperLink FPGA core provides a high-speed extension of the AXI interface over a serial connection between a custom FPGA and Texas Instruments Incorporated’s (TI’s) TMS320C66x multicore DSPs. The Integretek IP-HyperLink core leverages TI’s proven HyperLink technology to ensure compatibility with TI’s KeyStone-based multicore processors. Developers supplementing TI's KeyStone devices with proprietary FPGA implementations will benefit from KeyStone’s HyperLink, a dedicated chip- to- chip interface.
Features of the IP-HyperLink FPGA core include:
-
AXI4 compliant Master and Slave interfaces
-
Up to 25 Gbps transfer rate (4 lane)
-
High Speed, Low-Latency, Point to Point Connection
-
Simple packet-based transfer protocol for memory mapped access
-
Link Self-Initializes
“The IP-HyperLink FPGA core is the first product in our new line of high speed SERDES I/O core family,” states Fred Rakvica, Integre Managing Partner. “We are excited to offer FPGA designers a high-speed window into TI’s DSP world, not only with the HyperLink core, but also our other complementary core products.”
“Integre’s background in FPGA design and experience with high speed I/O make them the logical choice to bring TI’s HyperLink technology to this market,” said Arnon Friedmann, business manager, multicore processors, TI. “The performance of the IP-HyperLink core makes it an excellent solution for high speed communication with our KeyStone-based multicore DSPs.”
The IP-HyperLink core is currently available for customer design-in.
About Integre
Integre Technologies is an engineering services and product company specializing in digital design and verification. Integre’s capabilities include: FPGA and ASIC design and verification including multi-million gate SOC's, Mixed Signal ASIC Design and Circuit Board Design and Layout. Integre delivers solutions to both the commercial and mil/aero/secure communities engineering ground, air and space based products. Integre is headquartered in Rochester, New York. For more information on Integre please visit our web site at http://www.integretek.com.
|
Related News
- Integre Technologies Announces Low Cost, High Performance x1 HyperLink DSP Interface FPGA Core
- Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA
- Agnisys Delivers Novel AI Technology and FPGA Support for IP and SoC Specification Automation
- Lattice FPGAs with High I/O Density Bring Low Power Signal Bridging and Interface Management to Edge Devices
- PRO DESIGN Extends FPGA Based Prototyping Portfolio With proFPGA XCVU13P Module - Offering Highest Interface and System Performance
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |