SynTest rolls out design-for-test software to reduce chip-testing costs
SynTest rolls out design-for-test software to reduce chip-testing costs
By Semiconductor Business News
October 30, 2001 (3:08 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011030S0043
BALTIMORE -- During the International Test Conference (ITC) here today, SynTest Technologies Inc. rolled out a new design-for-test (DFT) software line that promises to reduce chip-testing costs. The Sunnyvale, Calif.-based company announced TurboDFT, a software product that integrates test-ready blocks and intellectual property (IP) cores for use in testing system-on-a-chip and other complex ICs. TurboDFT works with any test-ready blocks or cores, such as scan cores, logic, memory or analog BIST cores, or boundary scan (JTAG) cores. The software accepts RTL, gate-level, and mixed-level design descriptions. "Our customers are increasingly doing more designs with test-ready blocks and cores," said Ravi Apte, vice president of marketing and business development at SynTest. "One of the most time-consuming processes is manually stitching together the intellectual property cores from different sources and in different forms, while maintaining the design's testability," he said. "TurboDFT makes this process easier by automatically integrating the cores and generating top-level test benches," he said. "We believe TurboDFT can shave weeks from this otherwise tedious manual process, and this could be a 10% or 20% saving in time over the manual process for complex designs." TurboDFT runs on Sun Solaris, HP-UX and Linux platforms. It supports Verilog and VHDL designs. It is available now for $50,000. Separately, the company also rolled out TurboDebug-PCB. The software detects, locates and diagnoses interconnect faultson printed circuit boards.
Related News
- Siemens extends leadership in EDA design-for-test with the launch of Tessent RTL Pro
- Synopsys Advances Test Fusion Technology with Test Points to Reduce Manufacturing Costs and Boost Quality
- Synopsys Announces DFTMAX Ultra to Significantly Reduce Silicon Test Costs
- Forte Rolls Out Latest Version of High-Level Synthesis Software
- Magma Unveils Talus ATPG and Talus ATPG-X – Expands Design-for-Test Capabilities with Physically Aware ATPG and On-Chip Compression
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |