Xilinx CTO: Focus on what matters to customers
Dylan McGrath, EETimes
7/12/2012 2:11 PM EDT
SAN FRANCISCO—The value of Moore's Law—the doubling of the number of transistors in a chip every 18 months—is not just in the cost reduction it offers but more importantly in the added value that chip makers can create for customers, according to Ivo Bolsens, senior vice president and chief technology officer at programmable logic vendor Xilinx Inc.
Speaking at the Semicon West fab tool vendor tradeshow here Wednesday (July 11), Bolsens said the way forward for chip makers was to add value through things like more efficient architectures, 3-D integration and programmability. Though he insisted that continued scaling of technology is essential, it is not as important as the value that chip makers can bring with new technology, he said.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Xilinx, Inc. Hot IP
Related News
- The CTO interview: with Ivo Bolsens of Xilinx
- Athena CTO to Speak at 2015 Xilinx Security Working Group
- Omnitek's video IP-cores prove a hit with Xilinx customers
- New Xilinx Reference Designs Equip Customers with Industry's Only Single-Chip Solution for 4x100G OTN Transponders and 2x100G OTN Switching Applications
- Xilinx CTO: FPGA can drive the crossover SoC
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration