Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Creonic Celebrates 1,000 Downloads of its Open Source Viterbi Decoder IP Core
1,000 Viterbi Decoder IP Core Downloads in Six Months
July 16 2012 -- Today Creonic celebrates 1,000 downloads of its open source Viterbi decoder IP core from the OpenCores platform. "We are thrilled about the huge interest in our open source IP core", says Matthias Alles, CEO of Creonic. He adds, "It took less than six months to achieve this milestone".
The VHDL source code of the Creonic Viterbi decoder is published under the GPL license. It is adaptable to many standards of communications, e.g., GSM, UMTS, CDMA, WiMAX, and WiFi. The AXI4-Stream interface allows simple integration. Shortly after publication OpenCores awarded the IP core the OCCP certificate emphasizing that the core is stable and satisfies an abundance of quality criteria.
The publication under GPL makes it possible to use the IP core free of charge and enables the adaptation of the decoder to individual needs. Besides support, Creonic offers commercial licenses that grant the user of the IP core more rights than the GPL.
About Creonic
Creonic provides IP cores as ready-for-use solutions for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2, DVB-C2, WiFi, UWB, and GMR. Our products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance.
|
Creonic Hot IP
Related News
- RISC-V Celebrates Upstreaming of Android Open Source Project RISC-V Port
- Creonic Releases 4G 1 Gbit/s Turbo Decoder IP Core for LTE and LTE Advanced
- Salamander Error Correction announces 1 Gbps Viterbi decoder
- LeWiz Open Source LVDS Transceiver Design
- New RISC-V processors address demand for open source and performance
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |