RivieraWaves Bluetooth 5.1 low energy Baseband Controller, software and profiles
Creonic Celebrates 1,000 Downloads of its Open Source Viterbi Decoder IP Core
1,000 Viterbi Decoder IP Core Downloads in Six Months
July 16 2012 -- Today Creonic celebrates 1,000 downloads of its open source Viterbi decoder IP core from the OpenCores platform. "We are thrilled about the huge interest in our open source IP core", says Matthias Alles, CEO of Creonic. He adds, "It took less than six months to achieve this milestone".
The VHDL source code of the Creonic Viterbi decoder is published under the GPL license. It is adaptable to many standards of communications, e.g., GSM, UMTS, CDMA, WiMAX, and WiFi. The AXI4-Stream interface allows simple integration. Shortly after publication OpenCores awarded the IP core the OCCP certificate emphasizing that the core is stable and satisfies an abundance of quality criteria.
The publication under GPL makes it possible to use the IP core free of charge and enables the adaptation of the decoder to individual needs. Besides support, Creonic offers commercial licenses that grant the user of the IP core more rights than the GPL.
About Creonic
Creonic provides IP cores as ready-for-use solutions for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2, DVB-C2, WiFi, UWB, and GMR. Our products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance.
|
Creonic Hot IP
Related News
- RISC-V Celebrates Upstreaming of Android Open Source Project RISC-V Port
- Creonic Releases 4G 1 Gbit/s Turbo Decoder IP Core for LTE and LTE Advanced
- Salamander Error Correction announces 1 Gbps Viterbi decoder
- Should open source sniff the geopolitical wind and ban itself in China and Russia?
- LeWiz released RISC-V with OmniXtend clustering technology to open source.
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |