FinFETs-on-SOI can double battery life, says GSS
Peter Clarke, EETimes
7/27/2012 4:17 AM EDT
LONDON – Fully depleted FinFET style transistors made on SOI wafers are likely to allow between half and one-third the leakage current of FinFETs made on bulk silicon according to TCAD simulations performed by Gold Standard Simulations Ltd. (Glasgow, Scotland).
Professor Asen Asenov, CEO of GSS, has written a series of blogs on the company's website discussing simulations of FinFETs that use the company's simulation tools. A starting point was shape of Intel's FinFETs in a 22-nm bulk silicon process. The simulations are performed using the company's Garand statistical 3-D TCAD simulator. He came to the conclusion that Intel may find it necessary to move to FinFET-on-SOI to shrink its process below 22-nm and that foundries yet to introduce FinFET processes would be advised to pay attention.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Cadence Extends Battery Life and Improves User Experience for Next-Generation Hearables, Wearables and Always-On Devices
- Configurable VLIW core boosts energy efficiency for long battery life
- Arastu System's LPDDR3 Controller Core for Extended Battery Life
- Epson Improves GPS Watch Battery Life with Cadence Tensilica Xtensa Processor
- VESA Improves Mobile Device Battery Life and Display Performance with Upcoming Release of Embedded DisplayPort (eDP) Version 1.4
Breaking News
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- GreenWaves Technologies announces a €20M financing
- Xfuse, LLC Phoenix ISP Now Available as a Download for AMD Kria KV260 Vision AI Starter Kit
- UMC and Cadence Collaborate on 3D-IC Hybrid Bonding Reference Flow
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
Most Popular
- Intel kills its RISC-V Pathfinder development kit programme
- Faraday Announces Multi-site Manufacturing Support in ASIC
- Weebit Nano nears productisation, negotiating initial customer agreements
- EU Parliament Adopts Position on Chips Act
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software