FinFETs-on-SOI can double battery life, says GSS
Peter Clarke, EETimes
7/27/2012 4:17 AM EDT
LONDON – Fully depleted FinFET style transistors made on SOI wafers are likely to allow between half and one-third the leakage current of FinFETs made on bulk silicon according to TCAD simulations performed by Gold Standard Simulations Ltd. (Glasgow, Scotland).
Professor Asen Asenov, CEO of GSS, has written a series of blogs on the company's website discussing simulations of FinFETs that use the company's simulation tools. A starting point was shape of Intel's FinFETs in a 22-nm bulk silicon process. The simulations are performed using the company's Garand statistical 3-D TCAD simulator. He came to the conclusion that Intel may find it necessary to move to FinFET-on-SOI to shrink its process below 22-nm and that foundries yet to introduce FinFET processes would be advised to pay attention.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence Extends Battery Life and Improves User Experience for Next-Generation Hearables, Wearables and Always-On Devices
- Configurable VLIW core boosts energy efficiency for long battery life
- Arastu System's LPDDR3 Controller Core for Extended Battery Life
- Epson Improves GPS Watch Battery Life with Cadence Tensilica Xtensa Processor
- VESA Improves Mobile Device Battery Life and Display Performance with Upcoming Release of Embedded DisplayPort (eDP) Version 1.4
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024