NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
DMP 3D Graphics IP Core "PICA200 Lite" is adopted for OLYMPUS Tough TG-1
Tokyo, Japan– July 31st, 2012 – Digital Media Professionals Inc. (DMP), a leading provider of 2D/3D graphics Intellectual Property (IP) cores, today announced DMP 3D graphics IP core “PICA200 Lite” is adopted for OLYMPUS Tough TG-1 compact digital camera of Olympus Imaging Corporation.
PICA200 Lite is a 3D graphics IP core optimized for GUI (Graphical User Interface) application and based on OpenGL ES1.1 specification. PICA200 Lite provides the industry best performance vs. area vs. power consumption and the smallest silicon size.. In the Olympus TG-1 it is used for visualizing “A-GPS” and “E.COMPASS” which provides new user experiences in compact cameras.
“Our PICA200 Lite is adopted for OLYMPUS Tough TG-1, the latest compact digital camera of Olympus Imaging Corporation. It is the 5th model of deployment following the 4 micro four thirds models (OLYMPUS PEN E-3, E-PL3, E-PM1, OLYMPUS OM-D E-M5) which Olympus Imaging Corporation has deployed our graphics IP core.” said Tatsuo Yamamoto, CEO of DMP. “We are proud PICA200 Lite being adopted for their various product from a compact digital camera to the high-end micro four thirds model. We continue giving the most optimized graphics solution for embedded devices. ”
|
DMP Inc. Hot IP
Related News
- DMP 3D Graphics IP Core "PICA200 Lite" is adopted for OLYMPUS PEN Lite E-PL5.OLYMPUS PEN mini E-PM2
- DMP 3D Graphics IP Core "SMAPH-S" is selected by Renesas Electronics
- DMP adopted for NEDO project of "Survey of issues for finding ideas regarding Technology Development for AI Chip and Next-generation Computing for High-efficiency and High-speed Processing"
- DMP GPU IP core Adopted for Nintendo's portable game console "New Nintendo 3DS"
- Olympus adopts DMP's Hybrid Graphics IP core for OLYMPUS OM-D E-M1
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |