Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Princeton Technology Group Partners with Altera to Provide High-Speed I/O Evaluation Board
Princeton Technology Group's Megalogic APEX II Evaluation Board Now Available to Altera Customers
San Jose, Calif., April 24, 2002 -- Design engineers implementing telecommunications systems involving high-speed I/O interfaces can now reduce product design cycles and speed time-to-market with Princeton Technology Group's (PTG) high-speed evaluation board, Altera Corporation (Nasdaq: ALTR) announced today. As an Altera Consultants Alliance Program (ACAP) consultant, PTG will offer Altera customers the Megalogic Apex2A15 evaluation board to test their APEX™ II programmable logic device (PLD) designs that use LVDS, POS-PHY Level 4, RapidIO™, Hypertransport™, and other high-speed protocols.
"The Megalogic evaluation board ensures thorough evaluation of the designs utilizing APEX II device's unique competitive features such as support for multiple, cutting-edge bus protocols and standards as well as numerous processing-intensive data path functions," said Hugh Durdan, vice president of technical services at Altera.
"Our evaluation boards are extremely beneficial to Altera customers involved in designing next-generation SONET, wireless, and data networking applications," said Ted Altman, partner at PTG. "As an ACAP partner, our experience and knowledge of Altera devices allows us to provide a leading-edge evaluation board."
About the Megalogic Apex2A15 evaluation board
PTG's Megalogic Apex2A15 evaluation board contains an Altera EP2A15-7 chip in the 672-pin FineLine BGA™ package. Future boards will be available for the EP2A25 and EP2A40 devices in the same 672-pin FineLine BGA package. The board provides the ability to test both forms of differential signaling available on the APEX II devices with speeds up to 1 Gbps. Other features of the board include:
- High-density and RJ45 and SMA connectors providing a variety of high-speed I/O interfaces
- Mictor connector for logic analysis
- PMC mezzanine connector shared with 75-pin I/O on 0.1" header
- RS232 I/O port, switches, and LEDs for user control
- EPC16 and JTAG programmability
Altera created the Altera Consultants Alliance Program to give Altera's customers access to superior engineering consultants with an expert knowledge of Altera's device architectures and tools. These consultants have the proven ability and track record for accelerating complex PLD design schedules to facilitate a customer's time-to-market needs. More information about ACAP is available at http://www.altera.com/products/design_services/acap/acp-index.html.
About Altera
Altera Corporation (Nasdaq: ALTR) is the world's pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at http://www.altera.com.
About Princeton Technology Group
Princeton Technology Group is a New Jersey based company with offices in Ewing, New Jersey, near Philadelphia and Princeton. PTG personnel have provided consulting services for many companies over the past 15 years. PTG is a closely-knit team of experienced hardware and software engineers committed to the principle that understanding and satisfying clients' needs are the keys to operating a successful business. Two such needs are rapid development cycles and cost-effective designs. PTG believes Altera PLDs help meet both these goals and the company has focused business around Altera devices. PTG has worked with Altera devices for more than ten years and has successfully implemented a wide variety of designs ranging from motion picture expert group (MPEG) encoders to embedded microcontroller interfaces.
Editor Contacts:
Ami Dorrell Altera Corporation (408) 544-6397 newsroom@altera.com |
Related News
- Rambus India High-Speed I/O Design Team Achieves First Silicon Success; TSMC 90nm PCI Express* 2.5Gbps design fully characterized and compliant to specification
- Toshiba Adds Multi-Protocol High-Speed SERDES I/O Core Family That Meets High Speed Requirements of Storage, Networking, Consumer and Gaming Markets
- LogicVision Showcases High-Speed I/O Test Technology at SEMICON West Conference
- LogicVision Announces Breakthough High-Speed I/O Test Technology
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |