austriamicrosystems introduces new ASIC library for Passive Optical Networks (PON)
Apr. 24, 2002 - Anticipating the demand for high-speed communication in the access network, specialist chipmaker austriamicrosystems developed a new generation of electro-optical interface ICs for Passive Optical Networks (PON). The system's high bandwidth supports applications such as teleworking, video distribution and high speed data sharing, which cannot be served by copper xDSL solutions. The KEOPE (Key Electro-Optical Elements) chipset was implemented based on austriamicrosystems high speed and low power silicon-germanium fabrication process.
KEOPE is a key component for advanced Burst Mode Transmitters and Receivers for PONs:
In a PON an Optical Line Termination (OLT) at the core side of the network is shared by up to 32 Optical Network Units (ONUs) on the user side. Such systems use time division multiplexing, i.e. burst mode transmission, in the upstream. The light bursts received at the core have different amplitudes and timing, because they originate from many ONUs placed at different distances from the OLT. Therefore the signal thresholds and amplification levels must be changed very rapidly at the receiver.
In austriamicrosystems advanced KEOPE chipset this capability has been achieved by integrating very fast and precise 11 bit digital-to-analog converters, which control transmission power, receiver thresholds and gain levels. The state-of-the-art receiver amplifier features an input current dynamic range of 67 dB.
Via an SPI microcontroller interface the fast reconfiguration and self-calibration of the unit is made possible. austriamicrosystems' chipset is fully compliant with ITU-T recommendation G.983.
New: KEOPE ASIC library:
austriamicrosystems KEOPE's ASIC library offers easy-to-use blocks for burst-mode electro-optical interfaces with high performance, high reliability, reduced power consumption and low overall costs. The high degree of functional integration permits the realization of very small transmitter and receiver modules. Based on the KEOPE ASIC Library austriamicrosystems is able to design, manufacture and deliver custom optical ASIC solutions in less than 6 months cycle time.
austriamicrosystems AG, headquartered in Unterpremstätten near Graz, is a leading world company, designing and manufacturing microchips that are tailored to individual customer needs. Currently, the company operates in 14 locations worldwide, and has about 940 employees. In 2001, sales reached EUR 147.5 million.
For inquiries please contact:
Urs Harnik-Lauris Director Corporate Communications austriamicrosystems AG Ph.: ++43 3136 500 5277 Mobile: ++43 664 180 17 80 E-Mail: urs.harnik@austriamicrosystems.com |
Related News
- Synopsys Introduces New embARC Machine Learning Inference Software Library for Power-Efficient Neural Networks
- Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
- Cadence Introduces EMX Designer, Delivering More Than 10X Increased Performance for On-Chip Passive Component Synthesis
- Imec researchers at Ghent University and Nokia Bell Labs work to debut key building block for the deployment of 100G PON networks
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |