VeriSilicon touts shift from fab lite to design lite
Junko Yoshida, EETimes
9/4/2012 5:50 PM EDT
SHANGHAI – If you think chip companies are popping up everywhere in China, producing a flood of me-too products based on me-too business models, well, think again. VeriSilicon doesn’t fit the stereotype and defies many preconceived notions about Chinese technology companies.
Headed by Wayne Dai, one of the best connected executives in China and Silicon Valley, VeriSilicon is pitching a “design lite” strategy to potential global partners. Just as the wafer-foundry business model freed many IC companies from manufacturing internally designed chips using their own fabs, Dai promotes a “design foundry” business model. The model aims to free chip vendors from designing all elements of a customer’s SoC from scratch.
A new breed of fabless, designless chip companies may not sit well with traditional vendors, but the design lite model may nevertheless be just what the doctor ordered for an industry in transition.
In essence, VeriSilicon offers an antidote to the costly custom consumer SoC business. The nature of the high risk, low margin custom SoC business has brought companies like Renesas Electronics to its knees. Renesas has little choice but to leave the audio visual/multimedia sector of the SoC business. Noting the tremendous pressure from competitors in Taiwan and Korea, VeriSilicon’s Dai said: “It’s time for Japan to work with the Chinese.”
E-mail This Article | Printer-Friendly Page |
|
Verisilicon, Inc. Hot IP
Related News
- SMIC revamps fab deals, confirms capital infusion
- MagnaChip Semiconductor Announces Definitive Agreement To Sell Foundry Business and Fab 4
- Arteris IP Supports Dream Chip Technologies Innovative Business Model for Automotive SoC Development
- SiFive Launches CPU IP Industry into the Cloud with New RISC-V Cores and an Easy Online Business Model
- Tronics Expands its Business Model to Mobile and Wearable Applications with the Licensing of its Combo Sensors Based on Disruptive Magelan and M&NEMS Technologies
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs