400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Virage offers multiport memory for SoC designs
Virage offers multiport memory for SoC designs
By Mike Clendenin, EE Times
April 29, 2002 (2:11 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020429S0045
TAIPEI, Taiwan Memory designer Virage Logic Corp. intends to market a configurable SRAM-based multiport memory that can perform three read and write operations simultaneously, increasing data throughput in today's embedded systems and meeting the expected demands of parallel or pipelined processors in future system-on-chip designs.
The SRAM-based Custom-Touch Area, Speed and Power embedded memory is an extension of Virage's earlier single- and dual-port parts, but has been recast as a shared memory system for high-speed, multiprocessor SoCs. Hoping to set it apart from competing solutions, Virage said the design will save customers silicon area over standard parts, trim design time and improve flexibility over custom-built parts. The company said it will eventually offer reliable yield data as the part moves into volume production at foundries, starting with a 0.13-micron generic logic process at Taiwan Semiconductor Manufacturing Co.
The multiported register file enables simultaneous writes to a maximum of three different addresses while data is being read from three other locations. The total number of read ports tops out at four. During the SoC design cycle, engineers may reconfigure the ports to fine-tune the optimal data throughput, Virage said.
The maximum implementation is 72 kbits for one instance. For an 8-kbit instance, the area and speed savings of the multiported approach versus multiple single-port register files plus logic can be up to 65 percent, the company said. The design also includes an option for double-data-rate signaling. Pricing starts at $36,000 for one configuration.
Related News
- Sonics-Denali Alliance Offers High Performance Memory System For Complex SOC Designs
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2019 Flash Memory Summit
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2018 Flash Memory Summit
- Sonics Improves NoC Concurrency Management for SoC Designs with Multi-Channel Memory Sub-systems, Addresses Place & Route Tool Restrictions
- eSilicon Offers Specialty Memory Products on TSMC 28nm and 40nm Processes
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |