Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Microtronix Announces Link Alignment Support for Medium and Full Camera Link IP Core Configurations
LONDON, ON—September 25, 2012 —Microtronix®, a leading provider of Intellectual Property (IP) cores for Altera® field programmable gate array (FPGA) devices, today announced link alignment support for medium and full Camera Link IP Core configurations.
The addition of a Link Aligner enables the Camera Link IP Core to support medium and full configurations in which variances in cable length cause timing delays between links or the use of Camera Link cable extenders introduce clock drift in multi-links (medium and full) systems resulting in data errors and artifacts in the video stream. The Link Aligner block uses FIFOs to adjust for phase delays and automatically bring the links into alignment. Additionally, it synchronizes the output Ports to the STROBE/XCLK clock.
“By adding the Link Aligner to the Camera Link Receiver we can now offer customers an integrated solution which assures data integrity of Camera Link systems in real world applications,” said Norman McCall, President of Microtronix.
The Camera Link core is designed for building both Camera (transmitter) and Frame Grabber (receiver) devices. It supports camera control signals, bi-directional serial Camera Link communication, video data and automatic link alignment. For ease of use, a Quartus® II software configuration GUI streamlines the design process. The use of Altera’s TimeQuest timing analyzer and design constraints achieves timing closure and design fit over temperature, power and voltage to ensure a stable and reliable end product.
Availability
The Microtronix Camera Link IP Core is available for immediate sale through the Microtronix Webstore and through our International Distributor Network. For more information, please contact: Sales at Microtronix or visit our website to download a free evaluation copy of the core.
About Microtronix
Microtronix is a full service product development company offering an integrated suite of hardware and software design services tailored to quickly get new products to the marketplace. For over 20 years, Microtronix has empowered customers worldwide with custom networking communications products. Today, Microtronix continues to apply their proven engineering practices and expertise in developing innovative video solutions to design cost effective embedded products, FPGA based hardware, IP cores and printed circuit boards.
|
Microtronix Hot IP
Related News
- Microtronix Introduces Camera Link IP Core Solution for Altera's Cyclone FPGAs
- JEDEC® Announces Publication of Compute Express Link® (CXL®) Support Standards
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
- intoPIX delivers its new full stack of TICO-RAW solutions improving RAW image workflows and camera designs
- Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |