Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
IP Cores, Inc. Announces a Reed-Solomon Codec Supporting the IEEE 802.3bj Draft
IP Cores, Inc. announces a release of an RS(528,514) and RS(544,514) forward error correction (FEC) codecs for the upcoming IEEE 100 Gbps backplane Ethernet standard.
Palo Alto, California -- Sep 25th, 2012 – IP Cores, Inc., California, USA has announced a new forward error correction core that supports the future IEEE 100 Gbps standard.
“New Reed-Solomon cores extend our portfolio of error-correction encoders and decoders ,” said Dmitri Varsanofiev, CTO of IP Cores, Inc. “These products will speed up the design cycles in the heating up 100 Gbps backplane Ethernet market. Our developers will keep tracking the progress of the fast-moving IEEE 802.3bj standardization group, so that our customers always have access to the FEC IP cores that are reflecting the Clause 91 in the latest draft of the standard”.
IEEE 802.3bj Backplane Ethernet
IEEE 802.3bj standardization group aims to add the 4-lane 100 Gbps PHY to the IEEE 802.3 Ethernet specification for operation on backplanes and twinaxial copper cables to provide a lower cost, lower power, and higher density solution than the current 100GBASE-CR10 standard.
The base FEC cores support the RS(528, 514) Reed-Solomon code that us used in the 100GBASE-CR4 or 100GBASE-KR4 PHYs of the draft standard. An RS(544, 514) option for 100GBASE-KP4 PHY is also available. IP cores are available for an immediate delivery.
About IP Cores, Inc.
IP Cores is a rapidly growing California company in the field of security, error correction, and DSP IP cores. Founded in 2004, the company provides hardware IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), true random number generators (TRNG), cryptographically secure pseudo-random number generators (CS PRNG), secure SHA and MD5 cryptographic hashes, lossless data compression cores, low-latency fixed and floating-point FFT and IFFT cores, as well as cyclic, Reed-Solomon, LDPC, BCH and Viterbi decoder cores.
|
IP Cores, Inc. Hot IP
Related News
- Creonic Unveils 100 Gbit/s IEEE 802.3bj Reed-Solomon FEC IP Cores
- IP Cores, Inc. Announces Additional Shipments of its Reed-Solomon Codec for 400G Ethernet
- Semtech Announces Silicon Proven 25G Ethernet Snowbush IP Compliant with IEEE 802.3bj, CEI-25G, CEI-28G, and the Emerging IEEE 802.3bm and CAUI-4 Standards
- IP Cores, Inc. Announces New High-Speed IP Combo XEX-AES Family of Cores Supporting New IEEE P1619 Draft Standard
- IP Cores, Inc. Announces New Multi-Gigabit IP Combo AES/XEX and AES/GCM Core Supporting New IEEE P1619 Draft Standard
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |