Ultra-low Power AI Inference IP for Embedded Audio Applications
Research Project for Energy-efficient Risk Management has Started
Kaiserslautern, Oct. 1 2012 - The ESR research project (Energy-efficient simulation acceleration for risk measurement and management) has started with Creonic GmbH as project coordinator.
The precise and significant simulation of risk scenarios is essential for rating current and future portfolios and investments in the financial and insurance sectors. Even large CPU or GPU clusters can have a workload of many hours for such tasks resulting in huge energy consumption for these simulations.
The ESR project is an interdisciplinary cooperation between partners from the sectors of asset management, financial mathematics, and hardware design. The main objective is to make current reconfigurable hardware (field programmable gate arrays, FPGAs) easily applicable for users in finance and insurance markets. In this way a reduction of energy consumption of up to 90% is achievable compared to that of CPU or GPU implementations.
The technical challenge is to keep the high flexibility that is always required because of fast changing product descriptions, models and algorithms while using efficient and therefore dedicated accelerators. During the project the consortium develops a demonstrator for the acceleration of selected algorithms that are relevant for industry. This demonstrator will form the foundation for a commercial platform.
The project consortium consists of:
- Assenagon GmbH, Munich: Asset Management
- Creonic GmbH, Kaiserslautern: Hardware design for FPGAs
- cronologic GmbH & Co KG, Frankfurt: FPGA boards and integration
- Fraunhofer-Institut für Techno- und Wirtschaftsmathematik (ITWM), Kaiserslautern
- Karlsruhe Institute of Technology (KIT): Information processing technologies
- University of Kaiserslautern: Microelectronic systems design
The project is funded by the Federal Ministry of Education and Research and is accompanied by the German Aerospace Center (DLR). The duration of the project is three years.
|
Creonic Hot IP
Related News
- Creonic Participates in Horizon 2020 EPIC Research Project
- Dolphin Design Enables Next Generation Energy-Efficient Battery-Operated IoT Devices with New IP Platforms on TSMC 22ULL Process
- Creonic Participates in H2020 "VERTIGO" Research Project
- Creonic Participates in National Research Project KI-Radar
- Creonic Shows 100 Gbps Polar Decoder in International SENDATE-TANDEM Research Project
Breaking News
- Xiphera's first financing round successfully completed
- Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies
- 2022 a Focus for 12-inch Capacity Expansion, 20% Annual Growth Expected in Mature Process Capacity, Says TrendForce
- Alphacore Joins Forces with Quantum Leap Solutions to Bring World-Class Design IP to the North American Commercial Market
- The Role of Hardware Root of Trust in Edge Devices
Most Popular
- Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile SoCs for Arm's Total Compute Solutions
- UMC, eMemory, and PUFsecurity Announce Successful Silicon-Proven Secure Embedded Flash IP
- New startup MachineWare enables ultra-fast RISC-V simulation
- Arm Total Compute Solutions redefine visual experiences and supercharge mobile gaming
- Accenture Announces Intent to Acquire XtremeEDA to Expand Silicon Design Capabilities in Canada and US
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |