English
Breker Verification Systems Adds Support for Multi-Processor SoCs
TrekSoC Generates Self-Verifying C Test Cases for SoCs with Multiple Heterogeneous Processors
MOUNTAIN VIEW, CALIF. –– October 23, 2012 –– Breker Verification Systems, the system-on-chip (SoC) Verification Company, today announced that the latest release of its TrekSoC™ software supports SoC designs that include multiple heterogeneous embedded processors.
TrekSoC automatically generates self-verifying C test cases that run on the SoC’s processors in a fully synchronized manner for faster and more thorough verification. Its test cases exercise a wide range of functional scenarios, ensuring that the SoC can support the necessary concurrency, system-level and software functionality while meeting performance requirements.
“This new release is an important milestone in the evolution of TrekSoc,” comments Adnan Hamid, Breker’s chief executive officer. “The rapid growth in consumer electronics is driving the creation of SoCs with multiple embedded processors for enhanced product functionality and performance. By adding verification support for multiple heterogeneous processors, we can meet the needs for a wider range of designs and help project teams verify their SoCs more completely.”
Previously, a typical SoC contained a single embedded processor and a simple bus interconnecting the processor with memory, functional blocks and peripheral interfaces. Today’ leading-edge SoCs have a hierarchy of buses and multiple types of processor cores interconnected with multiple memories and dozens or even hundreds of functional blocks and peripheral interfaces. TrekSoC automatically generates self-verifying C test cases for these SoCs.
“Programming for multicore SoC devices is a major challenge,” said Mike Bartley of TVS, verification specialists and organizers of the annual Multicore Challenge. “By automating the generation of test cases running in embedded processors during SoC verification, Breker frees software teams to focus on writing their production code.” The new version of TrekSoC is available to qualified verification teams now. General availability is slated for the end of 2012.
About Breker Verification Systems
Breker Verification Systems (www.brekersystems.com) is an Electronic Design Automation (EDA) software company that provides innovative solutions to solve the challenge of complex system-on-chip (SoC) functional verification. Its TrekSoC™ software and unique SoC scenario-modeling™ approach are used in production at leading semiconductor companies in the U.S., Europe and India. More information about Breker can be found at www.brekersystems.com
|
||||||
Related News
- Arteris Adds Support for Tensilica’s Dataplane Processor Core Interface, Expanding Multi-core SOC Network-on-Chip Options
- Mentor Graphics Questa Verification Platform Adds Software-Driven Verification for Multi-Core SoC Designs
- NEC Electronics Introduces new SoCs for Set-Top Boxes with Extensive Multi-Format Video Support
- Mentor Graphics First to Provide Co-Verification Support for MIPS32 34K Multi-Threading Processor Cores
- Verisity Upgrades AHB e Verification Component; AHB e Verification Component v2.0 Adds eRM Compliance, Plus Multi-Layer and AHB-Lite Support
Breaking News
- Andes Corvette-F1 N25 Platform Becomes one of the first RISC-V Platforms Qualified for Amazon FreeRTOS
- Synopsys Collaborates with Google Cloud to Broadly Scale Cloud-based Functional Verification
- UltraSoC donates RISC-V trace implementation to enable true open-source development
- UMC Reports Sales for November 2019
- Verimatrix Completes Sale of its Silicon IP Business Unit to Rambus
Most Popular
- SiFive To Present New Technologies At RISC-V Summit 2019
- Lift off: De-RISC to create first RISC-V, fully European platform for space
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
- New Vidatronic CTO to Innovate and Scale Technology
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
|
E-mail This Article | 
|
|
Printer-Friendly Page |