VLSI Plus offers Multiple Pixel per Clock in all its MIPI CSI2 Receiver IP cores
Raanana, Israel, November 5, 2012: VLSI Plus, a leading provider of MIPI® CSI2 compliant IP cores, today announced the availability of Alias-DT option, which enables outputting multiple pixels per clock, in all its MIPI® CSI2 Receiver IP cores (the SVR family).
VLSI Plus (www.vlsiplus.com) is a boutique IP house, specializing in digital video and, in particular, in IP cores complying with MIPI® CSI2 and CSI3 Camera Serial Interface standard. VLSI Plus is the first CSI2 IP core vendor to get MIPI® IOL certificate. FPGA versions of its SVR IP cores are extensively used by leading CMOS image sensor vendors for the production floor testing of their sensor modules.
Yoav Lavi, founder and CEO of VLSI Plus said: “With this feature, the customer can assign an Alias code to any of the CSI2 long-packet data types. For example, the customer can define that data-type = 0x2C (RAW12) will be an alias code for data-type = 0x24 (RGB888). As a result, the SVR IP core will output two RAW12 pixels on its 24 bit Pixel Out bus, per clock.
This new feature allows lower clock frequencies for some of the more popular pixel formats, including RAW12 and all 8 bit formats. For example, a 4-lane RAW8 camera outputting 300M pixel per second will be handled by VLSI Plus’ SVR-CS4 IP core with minimum clock frequency as low as 150MHz.
The new feature is also useful for the second generation SVRPlus-CSI2-I, which can output 2 or 4 pixels per clock without the Alias Data-Type option – using the Alias Data Type in the SVRPlus-CSI2-I further multiplies the number of pixels per clock, typically by a factor of 2 or 3. A SVRPlus-CSI2-I configured for 4 pixels per clock can be programmed to output up to 12 8-bit pixels per clock, if RGB888 is assigned to be an alias code for RAW8
A limited functionality version of the Alias-DT option is also provided with the FPGA versions of VLSI Plus’ SVR IP cores”
|
VLSI Plus Ltd Hot IP
Related News
- VLSI Plus offers Multiple Video Source MIPI CSI2 Transmitter IP core
- VLSI Plus announces an FPGA version of its 64-bit Second Generation MIPI CSI2 Receiver
- Synopsys Demonstrates Industry's First MIPI D-PHY IP Operating at 2.5 Gbps per Lane on TSMC 16-nm FinFET Plus Process
- VLSI Plus Announces Multiplexing CSI2 Transceiver IP core
- RF Engines'HyperSpeed Plus offers unprecedented FPGA performance with 52 Giga Samples per Second Pipeline FFT cores
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |