Intilop and Altera to present a live demo of 10G Ultra Low latency UDP Offload core using Altera's OpenCL at the SC-12 Conference in Salt Lake city, Utah.
The 2-Server system using Intilop’s UDP Offload Core and OpenCL™ implementing NASDAQ’s OPRA feed on Stratix V FPGA delivers unprecedented performance, reduced development time & accelerated Time-to-Market.
Santa Clara, CA., November 9th, 2012— Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency networking Mega IP building blocks, systems and solutions, announced they will showcase Altera’s SDK for OpenCL™ with their 4th Gen. SX-Series 10G Ultra-Low latency UDP Offload Core delivering sub-micro second wire-to-host latency. The live demo will be shown in Altera’s booth #430 at the SuperComputing-12 Conference taking place November 13th thru 15th, 2012 at Salt Palace Convention Center, Salt Lake City, Utah.
Customers will be able to use Intilop’s UDP IP-Core with OpenCL™ for implementing complex algorithms on FPGAs that will be combining the programming language with the parallel processing capabilities to deliver significantly higher system performance and shorter development times. OpenCL™ for FPGAs delivers a significant productivity advantage to Intilop and its end-customers by modeling algorithms in a C-based language which are then seamlessly converted to HDL. The industry leading Ultra-low-latency 10G TCP Offload with integrated OpenCL will be available soon.
“OpenCL™ is an open, royalty-free standard for cross-platform, parallel programming of hardware accelerators, including CPUs, GPGPUs and FPGAs. Our SDK for OpenCL™ enables software programmers to quickly and easily use the massively parallel and power efficient architecture of an FPGA to provide algorithm and upper layer protocol acceleration,” said Mike Strickland, Computer & Storage Sr. Product Line Manager, Altera corporation.
“We are achieving the best synergies, with our ultra-Low latency protocol accelerators combined with Altera’s robust and stable C-based OpenCL™ solution that not only substantially accelerates development time of high-performance, FPGA-based complex systems, but also improves time-to-market for our customers,” said Kelly Masood, CTO at Intilop corporation.
Intilop’s UDP, TCP Offload engines and other solutions are targeted at end equipment-makers that provide solutions to financial markets, web servers, email servers, high-end servers in Data centers; cloud computing, Government network systems and University campus network systems.
About Intilop:
Intilop is a developer, recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.
Website: www.intilop.com
Pricing and product info contact: info@intilop.com
Booth No. 430, Salt Lake City, Utah: www.sc12.supercomputing.org
|
Intilop Corp Hot IP
Related News
- Intilop Corporation's Live Demo of its 3rd Generation Enhanced Ultralow latency 10G bit TCP Offload Engine and Total system solution for the Financial Markets received tremendous interest at the 'Low Latency Summit' in NYC.
- Intilop corporation announces a ‘Game Changing’ record breaking Ultra low latency & highest bandwidth 10G bit TCP offload engine SOC for Xilinx and Altera FPGA families
- Intilop announces a record breaking Ultra low latency & highest bandwidth 10G bit TCP offload engine SOC for Altera FPGA family
- Intilop releases a Full TCP & UDP Host-Side Application interface for Altera and Xilinx FPGAs for Software's use that is implemented in Low latency hardware
- BittWare and PLDA Partner to Deliver 10G Low Latency TCP Offload, UDP and PCIe IP Cores on Altera Stratix-based Hardware
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |