Creonic Joins Aldec UNITE Partner Programme and Accelerates the Development of its IP Cores with Aldec Linting and Advanced Verification Tools
Basingstoke, United Kingdom – November 14, 2012 - Aldec Europe is pleased to announce that fast-growing, Germany-based IP provider Creonic GmbH, active in the field of wired and wireless communications, has joined Aldec’s UNITE™ Programme as an IP Partner.
As a member of the programme, Creonic guarantees its customers interoperability with Aldec’s EDA tools - most notably Active-HDL™, Riviera-PRO™ and ALINT™ – and will offer precompiled simulation models of its IP cores; which will produce a significant gain in simulation performance.
Dr. Matthias Alles, CEO and co-founder of Creonic, comments: “We use Aldec’s solutions to accelerate the development of our cutting-edge IP cores. For example, ALINT is used heavily for design rule checking and Riviera-PRO is our chosen platform for advanced verification. We’re also a keen advocate of the functional coverage capability within the Open Source VHDL Verification Methodology (OS-VVM™), with which Aldec has strong ties.”
Creonic offers ready-for-use IP cores for many communications algorithms and the company’s areas of expertise include Forward Error Correction (e.g. LDPC and Turbo coding) and synchronization, as well as MIMO and OFDM.
Christina Toole, Corporate Marketing Manager of Aldec Inc., states: “Long-term relationships are the cornerstone of Aldec’s success, and through our UNITE™ Programme we are working with many of the industry’s most well-known vendors of EDA solutions, IP developers and training companies to benefit our mutual customers.”
Alles concludes: “Through our use of Aldec’s EDA solutions and taking advantage of the OS-VVM we’re able to ensure our IP products comply with the highest requirements in terms of quality and performance. In addition, and a most welcome benefit, the UNITE™ programme has opened up new sales avenues for our IP offerings.”
About Aldec
Aldec Inc., headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware-Assisted Verification, Design Rule Checking, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. http://www.aldec.com/
About Creonic
Founded in 2010, and a spin-off from the University of Kaiserslautern, Germany, Creonic develops IP cores as ready-for-use solutions for several communications algorithms, such as forward error correction (LDPC and Turbo coding), synchronization and MIMO.
The company’s close collaboration with one of the leading research institutes in the field of communications ensures Creonic has access to the latest scientific findings and technologies; which are directly integrated into the company’s broad product and service portfolio to give Creonic’s customers around the world a competitive edge.
Creonic’s products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. http://www.creonic.com/
|
Creonic Hot IP
Related News
- PLDA and Aldec Announce PCI Express DMA IP Supporting Advanced Verification Tools for FPGA Development
- Tessolve Joins GlobalFoundries' Design Enablement Network Program as a Design Partner to Bring Advanced Design Solutions to Accelerate Customer Product Development
- MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors
- SmartDV, Aldec Partner to Link SmartDV's Verification IP with Aldec's Riviera-PRO Simulator
- Creonic joins partnership with the University of Bremen to expand the development of Artificial Intelligence
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |