IBM adds TCP/IP coprocessor to PowerPC
![]() |
IBM adds TCP/IP coprocessor to PowerPC
By Anthony Cataldo, EE Times
May 2, 2002 (2:54 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020502S0027
SAN JOSE, Calif. IBM Corp. has tailored its PowerPC architecture for packet processing by adding a TCP/IP coprocessor to its latest 440GX device.
Designed to take most of the strain off the CPU during packet processing, the TCP/IP assist engine handles checksum generation logic for packet headers and data in transmit, provides checksum verification logic in the receive path and supports TCP segmentation in transmit.
The hardware-assist mechanism works with Ethernet II formatted frames, IEEE-formatted frames and IEEE 802.3ac frames. By adding this coprocessor, the CPU bandwidth required for these packet processing tasks can be reduced as much as two-thirds, according to IBM.
The 440GX processor itself is based on a PowerPC 440 core and features a dual-issue superscalar seven-stage pipeline. The 32-bit design has a worst-case performance of 500-MHz, said PowerPC advanced technology engineer Joyce Fitz Ruff.
Conn ected to the processor local bus are a DDR SDRAM controller, a PCI-X interface core, an Ethernet interface, an I20 messaging unit and 256 kbytes of SRAM. The processor local bus can run at 166 MHz and transfer data at 5.3 gigabytes/second.
IBM expects to deliver samples of the 440GX by the fourth quarter, Fitz Ruff said.
More Embedded Processor Forum coverage.
Related News
- Intilop Partners with IBM in Extreme Networking to deliver one thousand TCP & UDP connections on IBM's Big Data servers
- GDA Technologies Adds PowerPC(R) 440T90 Hard Macro to Its Portfolio Using TSMC 90nm Process Technology
- Denali Announces PureSpec Solution Featured in IBM's New PowerPC PLB-6 CoreConnect Toolkits
- IBM Announces Highest Performance Embedded Processor for System-on-Chip Designs
- Key ASIC Collaboration to Expand Its ASIC Products and Licenses PowerPC
Breaking News
- Sondrel appoints Gareth Jones as VP ASIC
- Accenture Completes Acquisition of XtremeEDA to Expand Silicon Design Capabilities in Canada and US
- Xiphera's first financing round successfully completed
- Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies
- 2022 a Focus for 12-inch Capacity Expansion, 20% Annual Growth Expected in Mature Process Capacity, Says TrendForce
Most Popular
- Weebit Nano tapes out ReRAM demo chip to SkyWater foundry
- Intel Foundry Services Forms Alliance to Enable Design in the Cloud
- Samsung Begins Chip Production Using 3nm Process Technology With GAA Architecture
- Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile SoCs for Arm's Total Compute Solutions
- SiFive Expands Global Operations, Opens UK R&D Center in Cambridge
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |