STMicro face-recognition processor includes FPGA core
STMicro face-recognition processor includes FPGA core
By Anthony Cataldo, EE Times
May 3, 2002 (1:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020502S0038
SAN JOSE, Calif. Looking to design a face-recognition processor that wouldn't get bogged down by heavy-duty algorithms, researchers at STMicroelectronics developed a unique chip architecture that combines a configurable processor from Tensilica Inc. and an embedded FPGA core.
The image processor uses Tensilica's Xtensa processor running at 200 MHz and special instructions to cut through the tougher face-recognition algorithms used to process 250-line images. Using C code extensions tailored for the Xtensa processor, the chip can execute four of these algorithms in 1.26 seconds, versus 10.7 seconds using only C code. Using a database of 20 faces, the face-recognition algorithm itself took 68 percent of the total processing time, STMicro said.
Linked to the Xtensa processor through a special bus is an FPGA block, which serves to generate the C code extensions. "In this way the FPGA acts as a [Tensilica instruction extension] conta iner but it's also used as a programmable master/slave and for general purpose I/O," said STMicro researcher Francesco Lertora.
Designed as a research vehicle, the 5.5 x 5.5-mm test chip was built using 0.18-micron design rules.
More Embedded Processor Forum coverage.
Related News
- Intel FPGA Technology Supports NEC in Face Recognition Technology
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Tachyum Testing Applications on Prodigy FPGA
- Intel backs RISC-V for Nios FPGA processor
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |