Kilopass First to Demonstrate Antifuse Non-Volatile Memory IP With Successful Test Chips on TSMC 20nm Process
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Kilopass Technology (Jan. 10, 2018)
Kilopass NVM IP Proves Manufacturability and Process Control Tolerance On TSMC’s 20nm CMOS Process Test Chips
Santa Clara, Calif. — December 4, 2012 — Kilopass Technology Inc. (www.kilopass.com), a leading provider of semiconductor logic non-volatile memory (NVM) intellectual property (IP), today announced that its NVM IP is the first antifuse technology to achieve successful test chips on TSMC’s 20nm process. Analysis of the test chips containing Kilopass NVM IP memory modules validated manufacturability, process control tolerance and cell programming characteristics.
“We are extremely pleased that the silicon results from the TSMC 20nm test chips validated our antifuse NVM technology at this advanced process node,” said Harry Luan, CTO at Kilopass. “Our NVM IP cell arrays are designed to be compatible with Double Patterning Technology (DPT). Our successful experience on two generations of high-k metal gate processes gave us the know-how to successfully scale our NVM IP.”
As with the 28nm process experience, Kilopass NVM IP in the 20nm process achieved an operating window of over three decades between programmed and un-programmed cells. The Kilopass NVM IP also demonstrated excellent programmed cell current under different programming conditions.
"Enabling our NVM IP on the latest TSMC 20nm gives us the lead position providing antifuse NVM IP," said Linh Hong, vice president of sales and marketing at Kilopass. "Next generation SoC designs—network processors, baseband, application processors—that previously relied on external serial EEPROM and on-chip shadow SRAM to contain boot code, configuration data, and security keys are seeking to eliminate this combination in 20nm designs. Our NVM IP provides a more cost effective solution that will occupy the equivalent space of the on-chip shadow SRAM and most importantly will be available on the new 20nm TSMC process node. It will also eliminate the cost, power, and pads taken up by the external serial EEPROM.”
Product Availability
Kilopass NVM IP is now available for customer designs. For more information on availability, contact info@kilopass.com. For a video of Kilopass CTO Harry Luan detailing Kilopass’ roadmap on TSMC, click here.
About Kilopass
Kilopass Technology, Inc., a leading supplier of embedded NVM intellectual property, leverages standard logic CMOS processes to deliver one-time programmable (OTP) memory. With 58 patents granted or pending and more than 800,000 wafers shipped from a dozen foundries and Integrated Device Manufacturers (IDM), Kilopass has more than 150 customers in applications ranging from storage of firmware and security codes to calibration data and other application-critical information. The company is headquartered in Santa Clara, Calif. For more information, visit www.kilopass.com or email info@kilopass.com. Follow Kilopass on Twitter at https://twitter.com/kilopass_.
|
Related News
- Kilopass' XPM Antifuse Embedded Non-Volatile Memory IP Successfully Completes TSMC9000 Qualification for TSMC 55nm HV Process
- Kilopass Announces Collaboration with TSMC in Embedded Non-volatile Memory Technology and Qualification of 0.13-micron Process Technology
- Kilopass to Demonstrate Embedded Non-Volatile Memory IP at IIC-China 2015 Fall Exhibition
- Kilopass to Demonstrate Ultra Low-Power, High-Performance Non-Volatile Memory IP at GSA Memory+ Conference in Tokyo
- Kilopass to Demonstrate Ultra Low-Power, High-Performance Non-Volatile Memory IP at CSIA-ICCAD 2014 in Hong Kong
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |