NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Europe Technologies Selects Verisity's e Verification Language For IP Verification; Europe Technologies Selects Market-Proven Verification Language
MOUNTAIN VIEW, Calif., May 6, 2002 (BUSINESS WIRE) -- Europe Technologies (ET) and Verisity, Ltd. (Nasdaq:VRST), the leading provider of functional verification automation tools, today announced that ET has selected Verisity's e verification language and the Specman Elite(TM) testbench automation tool for intellectual property (IP) reuse. ET is a fabless company in France that is developing System-On-Chip products for the consumer, automotive and industrial markets. ET selected the e language for protocol verification of IP compliance to standard protocols like USB, Ethernet and the AMBA bus.
"We have chosen Verisity's e verification language for the verification language on which next generation IP will be based," said Pascal Jullien, IC design manager for Europe Technologies. "We chose e after careful evaluation of several offerings, and e was the best fit for ET's requirements. We are pleased to have Verisity and the e language as an important part of our development."
ET will use the e language and Verisity's Specman Elite to verify and debug all new IPs developed by ET in order to improve the design quality of ET products. As ET IPs are used for several applications, and so by several customers, it's crucial for ET to completely validate all functions attached to an IP, especially corner cases. This makes them easily reusable and exchangeable among ET engineers and partners. In addition, as time-to-market is a critical factor in the ET competitive environment, the development time of new IP is a key success factor, and a major reason ET has chosen Verisity's Specman Elite.
"IP reuse is a high priority in ET's strategy. Specman Elite's market-proven methodology uniquely enables verification reuse to give engineers higher quality products in less time," said Michel Telera, area director for Southern Europe for Verisity. "The introduction of Specman Elite in ET's design flow is an important step in their strategy of building reusable IPs."
About Verisity
Verisity is the leading provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to high growth segments of the electronics industry. Verisity's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.
Verisity Design, Inc.'s principal executive offices are located in Mountain View, CA. Verisity's principal research and development offices are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.
About ET
Europe Technologies is a fables company with headquarters in Sophia Antipolis, South France Cote d'azur, providing ARM based System-On-Chip (SoC) products.
Europe Technologies key differentiating factors are its easy SoC design methodology and its Fast Configurable Microchip platform, which decreases drastically the cost and time required for the development of electronic systems based on SoC by allowing customers to integrate hardware and software and validate their system just one week after the project has started while ET is still designing the chip. This methodology and FCM platform secure the system development and guarantee first pass success for the SoC development.
For more information see ET's web site at www.europe-technologies.com
Verisity is a registered trademark and Specman Elite is a trademark of Verisity Design, Inc. All other trademarks are the property of their respective holders.
CONTACT:
Verisity Design, Inc.
Jennifer Bilsey, 650/934-6823
jen@verisity.com
Related News
- Key Endorsements from Industry Leaders Drive Verisity's e Verification Language to Standardization
- Averant, Inc. Licenses Verisity's e Verification Language
- STARC Selects Verisity's e Verification Language for IP Reuse <!-- verification --> --> "Arial,Helvetica" size=-1 > Headline News
- TransEDA Code Coverage Tool Integrated with Verisity's vManager to Boost Verification Productivity for Mixed-Language Designs
- Verisity Announces E Reuse Methodology 'eRM' for Reusable, High-quality, Verification Component Development; eRM Boosts Productivity and Ensures Interoperability for All eVCs
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |