RTP packetizer IP-cores for JPEG XS compressed video encapsulation over ST2110-22
Agere, Future Software collaborate on net processors
![]() |
Agere, Future Software collaborate on net processors
By John Walko, CommsDesign.com
May 7, 2002 (6:21 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020506S0007
Las Vegas, Nevada --Agere Systems is to integrate Future Software's networking software suite with its PayloadPlus network processor family into a single platform for advanced switch and router equipment. The main benefit from creating a single platform, according to the companies, will be to reduce system development time, in some cases from years to months. The companies announced the agreement at Networld+Interop here this week. "Future Software's comprehensive offerings and experience are an ideal complement to Agere's family of PayloadPlus network processors and switch fabric products," said Mark Pinto, vice president of Agere's processing, aggregation and switching division. "By leveraging our expertise in our respective areas, Agere and Future together will provide customers with powerful, integrated network processor-based solutions that meet the growing need for diverse networking and telecommunications applications." The technolo gy pact will offer mutual customers pre-integrated solutions that enable a broad range of networking equipment including Ethernet switches, Internet protocol (IP) routers, multiple protocol label switching (MPLS) routers and ATM switches. Agere's network processor development platform will include modules from Future Software such as: IPv4-RIP (Internet protocol, version 4-routing information protocol v.2); OSPF (open shortest path first protocol); MPLS; PIM (protocol-independent multi-cast); DVMRP (distance vector multi-cast routing protocol); BGP (border gate protocol); IPv6 (Internet protocol, version 6) and L2TP (layer 2 tunneling protocol). The first products resulting from the agreement will be available by the third quarter of this year from Future Software. The San Jose, California based specialist in the development of communications software plans to support these products on multiple operating systems platforms.
Related News
- Mirabilis Design integrates Fast Functional Processors into VisualSim Architect to close the software design, development and validation loop
- Aerendir Mobile Inc. and SiFive Inc. Collaborate to Accelerate the Adoption of AI-Enabled Processors
- Synopsys and Arm Collaborate to Enable Tapeouts by Early Adopters of Arm's Latest Premium Mobile Processors
- CEVA Announces Availability of SLAM Software Development Kit for CEVA-XM Intelligent vision DSPs and NeuPro AI Processors
- Synopsys and Palma Ceia SemiDesign Collaborate to Develop a Complete Hardware/Software NB-IoT IP Solution
Breaking News
- Expedera Introduces Its Origin Neural Engine IP With Unrivaled Energy-Efficiency and Performance
- PLDA Introduces a Complete Line of PCIe IP for USB4, Enabling PCIe Support in USB4 Hubs, Hosts and Devices
- DSP Concepts Enables Audio Weaver for the Cadence Tensilica HiFi 5 DSP
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- TSMC Boosts Capital Budget Again, to $30B
Most Popular
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- Siemens expands industry-leading IC verification portfolio through acquisition of OneSpin Solutions
- Arm and NVIDIA: Fueling Innovation for the Next Era of Compute
- OpenFive Tapes Out SoC for Advanced HPC/AI Solutions on TSMC 5nm Technology
- Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |