MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Mentor joins Open SystemC Initiative
Mentor joins Open SystemC Initiative
By Richard Goering, EE Times
October 26, 2001 (2:50 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011026S0076
SANTA CRUZ, Calif. In a boost to the language standardization efforts of the Open SystemC Initiative, Mentor Graphics Corp. formally joined the group this week as a corporate member. Mentor had stayed away from OSCI earlier this year because of legal concerns, but signaled its intent to join the organization in June. Meanwhile, OSCI announced the production release of SystemC version 2.0 code, which is now available for downloading from the OSCI Web site. The long-awaited version 2.0 is said to greatly expand the behavioral-modeling capabilities of the C++ class library that underlies SystemC. Combined with Cadence Design Systems Inc.'s decision to join OSCI earlier this year, Mentor's membership shows that the SystemC modeling platform, initiated by Synopsys Inc. and CoWare Inc., is gaining industry-wide support. OSCI's modification of a controversial licensing clause concerning patent rights paved th e way for Cadence and Mentor to join. Mentor announced that Michael Bohm, chief technologist of its HDL design division, has been appointed to the OSCI board of directors.
Related News
- Accellera and Open SystemC Initiative (OSCI) Approve Merger, Unite to Form Accellera Systems Initiative
- Accellera and Open SystemC Initiative Announce Plans to Unite
- Intel's Eric Lish Elected Chair of the Open SystemC Initiative
- Cadence Speeds Systems Development with Automated Transaction-Level Verification
- Open SystemC Initiative Announces Completion of New Standard Enabling the Real-World Interoperability of Transaction-Level Models
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |