Mentor joins Open SystemC Initiative
![]() |
Mentor joins Open SystemC Initiative
By Richard Goering, EE Times
October 26, 2001 (2:50 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011026S0076
SANTA CRUZ, Calif. In a boost to the language standardization efforts of the Open SystemC Initiative, Mentor Graphics Corp. formally joined the group this week as a corporate member. Mentor had stayed away from OSCI earlier this year because of legal concerns, but signaled its intent to join the organization in June. Meanwhile, OSCI announced the production release of SystemC version 2.0 code, which is now available for downloading from the OSCI Web site. The long-awaited version 2.0 is said to greatly expand the behavioral-modeling capabilities of the C++ class library that underlies SystemC. Combined with Cadence Design Systems Inc.'s decision to join OSCI earlier this year, Mentor's membership shows that the SystemC modeling platform, initiated by Synopsys Inc. and CoWare Inc., is gaining industry-wide support. OSCI's modification of a controversial licensing clause concerning patent rights paved th e way for Cadence and Mentor to join. Mentor announced that Michael Bohm, chief technologist of its HDL design division, has been appointed to the OSCI board of directors.
Related News
- Accellera and Open SystemC Initiative (OSCI) Approve Merger, Unite to Form Accellera Systems Initiative
- Accellera and Open SystemC Initiative Announce Plans to Unite
- Intel's Eric Lish Elected Chair of the Open SystemC Initiative
- Cadence Speeds Systems Development with Automated Transaction-Level Verification
- Open SystemC Initiative Announces Completion of New Standard Enabling the Real-World Interoperability of Transaction-Level Models
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |