Digital Blocks Extends its I2C Controller IP Core Family with Enhanced Capabilities & System-Level Features
The DB-I2C IP Core Family targets applications with full CPU off-load requirements and deep system-level integration capabilities.
GLEN ROCK, New Jersey -- January 8, 2013 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals requirements, today announces the extension of its DB-I2C-MS / DB-I2C-M / DB-I2C-S I2C Controller IP Core family, with the following enhanced system-level features & integration capabilities:
- CPU Interface via parameterized FIFO with support for APB / AHB / AXI / AXI-lite / Avalon / Qsys interconnect fabrics
- DMA transfer between the I2C Bus & Memory (SDRAM / SRAM / FLASH)
- Direct interface to user Registers within ASIC / ASSP / FPGA, for Master/Slave transfer across the I2C Bus
- Remote Configuration of a Digital Blocks’ I2C Slave by an I2C Master
- Enhanced SCL / SDA spike filtering capabilities
- Enhanced Repeated Start capabilities
- Control Unit which completely off-loads the I2C transfer from the CPU
The DB-I2C family contains the usual I2C compliant features: Multi-Mastering, Clock Synchronization, Arbitration, SCL held low by Slave, Repeated Start, 7/10-bit addressing, & General Call capabilities as well as 100 Kbs, 400 Kbps, & 1 Mbps I2C bus speeds.
The DB-I2C IP Core Family is offered as follows:
Model Number | Description |
DB-I2C-MS-APB | I2C Master / Slave parameterized FIFO for targeted interconnect fabrics |
DB-I2C-MS-AHB | |
DB-I2C-MS-AXI | |
DB-I2C-MS-AXI-Lite | |
DB-I2C-MS-AVLN | |
DB-I2C-M-APB | I2C Master-only parameterized FIFO for targeted interconnect fabrics. Master-only in VLSI space saving format. |
DB-I2C-M-AHB | |
DB-I2C-M-AXI | |
DB-I2C-M-AXI-Lite | |
DB-I2C-M-AVLN | |
DB-I2C-S-APB | I2C Slave-only parameterized FIFO for targeted interconnect fabrics. Slave-only in VLSI space saving format. |
DB-I2C-S-AHB | |
DB-I2C-S-AXI | |
DB-I2C-S-AXI-Lite | |
DB-I2C-S-AVLN | |
DB-I2C-S-RA | I2C Slave-only with Digital Blocks unique interface to user Registers |
Price and Availability
The DB-I2C IP Core Family is available immediately in synthesizable Verilog, along with synthesis scripts, a simulation test bench with expected results, datasheet, and user manual. For further information, product evaluation, or pricing, please visit Digital Blocks at http://www.digitalblocks.com
About Digital Blocks
Digital Blocks is a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals, Display Controller, Display Link Layer, 2D Graphics, Image Compression, Audio / Video processing, and High-Speed Networking / High-Frequency Trading Networking requirements.
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; Media Contact: info@digitalblocks.com ; Sales Inquiries: info@digitalblock.com ; On the Web at www.digitalblocks.com
|
Digital Blocks Hot IP
Related News
- Digital Blocks Extends its I2C Controller IP Core Family with More Enhanced Capabilities & System-Level Features
- Digital Blocks I2C & SPI Controller IP Core Families Extend Leadership in Sensor Interface to Host Processors with System-Level Features & Low Power
- Digital Blocks I2C & SPI Controller IP Core Families Extend Lead in Sensor Interface to Host Processors with System-Level Features & Low Power
- Digital Blocks AMBA Peripherals I3C, I2C, eSPI, xSPI Controller IP Core Families Extend Leadership with enhancements containing feature-rich, system-level integration features.
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
Breaking News
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |