CAST Adds Multicast and AXI to UDP/IP Core for Streaming Media Systems
Woodcliff Lake, NJ, February 19, 2013 — Semiconductor intellectual property provider CAST, Inc. has improved its UDP/IP Hardware Stack IP core with customer-requested features that make it even more effective for processor-less streaming of audio or video over Ethernet.
The User Datagram Protocol (UDP) is a transport layer communications standard within the Internet Protocol suite that is simpler and quicker than Transmission Control Protocol (TCP/IP). This makes it better for video or audio media streaming over the Internet or within a private network; the GigE Vision, ONVIF, and PSIA standards for IP-based cameras, for example, all incorporate UDP.
CAST’s hardware UDP stack core handles the millions of instructions per second that a host processor would otherwise spend on UDP framing and checksum validation. The new version supports IP multicast for delivery of a single source’s data to multiple receivers using the IGMPv3 standard, and it adds an interface to the AMBA® AXI4 bus for easier integration of UDP in high-performance systems.
“Our UDP stack core is one of the smallest available,” said Tony Sousek, an IP development manager at CAST. “Now with IP multicast and AXI4 bus support, the UDPIP partners perfectly with our compression codecs and Ethernet MACs to more efficiently handle streaming media for Internet television and other popular applications.”
The improved UDP/IP Hardware Core Stack is available now, alone or integrated with an Ethernet MAC core from CAST, Altera, or Xilinx or with any of CAST’s video and image compression cores. Call CAST at +1 201.391.8300 or visit www.cast-inc.com for more information.
|
CAST, Inc. Hot IP
Related News
- CAST Full Hardware UDP/IP Stack Core Simplifies Streaming Media Over IP Networks
- TCP/IP Hardware Stack IP Core now Available from CAST
- CAST Expands Popular UDP/IP Networking Cores Line
- Digital Blocks Announces 2nd Gen Audio/Video & Data Hardware Protocol Stacks Supporting MPEG2 Transport Stream (TS), RTP, and UDP/IP Protocols
- Digital Blocks Releases 2nd Gen UDP/IP Hardware Stack / UDP/IP Off-Load Engine (UOE) Targeting High-Frequency Trading Systems
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |