IDT Announces Data Compression IP Offering Industry's Highest Performance for 3G and 4G Wireless Infrastructure Applications
IDT’s Patent-protected Compression IP Reduces System Cost by Enabling the Use of Low Cost Fiber to Connect RRUs to Baseband Unit in Wireless Infrastructure
SAN JOSE, Calif., February 21, 2012 – Integrated Device Technology, Inc. (IDT®) (NASDAQ: IDTI), the Analog and Digital Company™ delivering essential mixed-signal semiconductor solutions, today announced data compression intellectual property (IP) that offers the industry’s highest performance in 3G and 4G wireless infrastructure applications. IDT’s patent-protected baseband data compression IP reduces system cost by enabling the use of low cost fiber optic cabling to connect the remote radio unit (RRU) to the baseband unit (BBU).
In an industry where performance and cost demands pull strongly in opposite directions, wireless communication equipment manufacturers are looking for solutions to pass increasing amounts of data over inexpensive, low-speed fiber optic cable links (up to 2.5 Gbps). IDT’s data compression IP solves this dilemma by offering compression ratios from 2:1 to 4:1, enabling customers to utilize low-cost cabling by reliably compressing data while keeping overall signal quality within required wireless parameters. IDT’s compression IP is the only IP in the industry achieving 3:1 compression at the error vector magnitude (EVM) percentage required in 4G systems at full Common Public Radio Interface (CPRI) line rates. The data compression IP is available as an FPGA or ASIC instantiation suitable to support GSM, WCDMA, and LTE systems.
“Our industry-leading compression IP offers our customers the tools and support they need to develop high-performance and cost-effective wireless communication solutions,” said Tom Sparkman, vice president and general manager of the Communications Division at IDT. “With 4G-compliant EVM rates at a 3:1 compression ratio, the value proposition of IDT’s compression IP is highly attractive to all BBU manufacturers looking for a competitive advantage. Coupled with our Serial RapidIO interconnect, RF signal path, timing, and high speed data converter products, IDT offers the industry’s most complete and compelling wireless signal chain solutions on the market.”
IDT’s compression IP operates with sub-microsecond latency for the entire compression and decompression chain, having negligible impact on overall system performance. Furthermore, while the compression IP is typically used to compress data on the link between the RRU and BBU in radio access networks, it can also be used to compress data in repeater systems on the link between master and slave units. This provides customers the opportunity to use fewer fiber links and optical connectors to save considerable cost and power.
Pricing and Availability
The IDT’s data compression IP is currently sampling to qualified customers as an FPGA demonstration kit. For more information about IDT’s compression IP, visit www.idt.com/go/CompressionIP.
Integrated Device Technology, Inc., the Analog and Digital Company™, develops system-level solutions that optimize its customers’ applications. IDT uses its market leadership in timing, serial switching and interfaces, and adds analog and system expertise to provide complete application-optimized, mixed-signal solutions for the communications, computing and consumer segments. Headquartered in San Jose, Calif., IDT has design, manufacturing and sales facilities throughout the world. IDT stock is traded on the NASDAQ Global Select Stock Market® under the symbol “IDTI.” Additional information about IDT is accessible at www.IDT.com.
|
Related News
- CEVA Unveils Industry's Highest Performance DSP Architecture for 3.5G/4G Terminals and Infrastructure SoCs
- Ventana Introduces Veyron V2 - World's Highest Performance Data Center-Class RISC-V Processor and Platform
- Altera Demonstrates Industry's Highest Performance DDR4 Memory Data Rates in an FPGA
- IDT And Texas Instruments Development Platform Enables Higher Performance and Faster Time to Market for 3G Wireless Base Station Designs
- JPEG2000 core accelerates next-generation image compression for digital cameras, 4G/3G infrastructure and handsets
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |