MagnaChip Selects Synopsys' Proteus LRC for Lithography Verification
Proteus LRC Offers Highly Accurate Hotspot Detection with the Lowest Cost of Ownership
MOUNTAIN VIEW, Calif., Feb. 25, 2013 -- Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced the adoption of Synopsys' Proteus™ LRC by MagnaChip Semiconductor Corporation, a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products. MagnaChip uses Proteus LRC in their production mask synthesis flow to identify hotspot locations in designs that are sensitive to variations in the manufacturing process. Detecting these locations early in the mask creation process improves yield by enabling hotspots to be mitigated prior to committing a design to manufacture.
"Our increasing design complexity requires a tool that accurately identifies manufacturing hotspots early in the mask creation flow when corrective action is most feasible," said Jung Lee, senior vice president of Platform Technology for MagnaChip's corporate engineering division. "Proteus LRC provides a cost-effective lithography verification solution with the accuracy and reliability we need to avoid yield-impacting hotspots."
The industry-proven accuracy of Synopsys' Proteus compact models and Synopsys' Sentaurus Lithography rigorous models are combined in Proteus LRC to provide a highly accurate hotspot detection capability with optimized turnaround time. Proteus LRC uses this unique access to both compact and rigorous models to efficiently identify features that are sensitive to process variation. Efficient analysis of results and fast disposition of hotspots is facilitated by Proteus' Error Analysis Module, which merges the compact and rigorous model simulations into a single environment for review.
Proteus LRC is built on the Proteus engine and is integrated into Synopsys' Proteus Pipeline Technology, enabling an efficient single-flow solution from design tapeout to mask fracture. The Pipeline delivers concurrent processing at all stages of the mask synthesis and fracture flow to minimize I/O time for optimized handling of large terabyte datasets encountered at leading-edge technology nodes. The Proteus engine provides an industry-proven platform that is highly scalable to hundreds, even thousands, of CPUs. This enables control of turnaround time while maintaining the lowest cost of ownership through the use of standard x86 processor cores.
"The accuracy of Proteus LRC is a critical component for first-pass yield at companies like MagnaChip," said Howard Ko, senior vice president and general manager of the Silicon Engineering Group at Synopsys. "Proteus LRC delivers industry-leading accuracy with its unique access to compact and rigorous models while maintaining the lowest cost of ownership."
About MagnaChip Semiconductor
Headquartered in South Korea, MagnaChip Semiconductor is a Korea-based designer and manufacturer of analog and mixed-signal semiconductor products for high volume consumer applications. MagnaChip Semiconductor has one of the broadest and deepest range of analog and mixed-signal semiconductor platforms in the industry, supported by its 30-year operating history, a large portfolio of registered and pending patents, and extensive engineering and manufacturing process expertise. For more information, please visit www.magnachip.com.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- UMC Adopts Synopsys IC Validator for Pattern Matching-Based Lithography Hot-Spot Verification at 28 nm
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
- Synopsys Announces Industry's First CXL 2.0 VIP Solution for Breakthrough SoC Performance
- Synopsys Announces Industry's First JEDEC DDR5 Verification IP for Next-Generation DRAM/DIMM Designs
- GLOBALFOUNDRIES Qualifies Synopsys' IC Validator for Signoff Verification on 22FDX Platform
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |